



- (51) **International Patent Classification:**  
*G11C 13/00* (2006.01) *H03K 19/177* (2006.01)
- (21) **International Application Number:**  
PCT/GB2017/050505
- (22) **International Filing Date:**  
24 February 2017 (24.02.2017)
- (25) **Filing Language:** English
- (26) **Publication Language:** English
- (30) **Priority Data:**  
15/083,561 29 March 2016 (29.03.2016) US
- (71) **Applicant:** ARM LTD [GB/GB]; 110 Fulbourn Road, Cambridge CB1 9NJ (GB).
- (72) **Inventors:** CHANDRA, Vikas; 110 Fulbourn Road, Cambridge CB1 9NJ (GB). AITKEN, Robert Campbell; 110 Fulbourn Road, Cambridge CB1 9NJ (GB).
- (74) **Agent:** TLIP LTD; Leeds Innovation Centre, 103 Clarendon Road, Leeds Yorkshire LS2 9DF (GB).
- (81) **Designated States** (*unless otherwise indicated, for every kind of national protection available*): AE, AG, AL, AM,

AO, AT, AU, AZ, BA, BB, BG, BH, BN, BR, BW, BY, BZ, CA, CH, CL, CN, CO, CR, CU, CZ, DE, DJ, DK, DM, DO, DZ, EC, EE, EG, ES, FI, GB, GD, GE, GH, GM, GT, HN, HR, HU, ID, IL, IN, IR, IS, JP, KE, KG, KH, KN, KP, KR, KW, KZ, LA, LC, LK, LR, LS, LU, LY, MA, MD, ME, MG, MK, MN, MW, MX, MY, MZ, NA, NG, NI, NO, NZ, OM, PA, PE, PG, PH, PL, PT, QA, RO, RS, RU, RW, SA, SC, SD, SE, SG, SK, SL, SM, ST, SV, SY, TH, TJ, TM, TN, TR, TT, TZ, UA, UG, US, UZ, VC, VN, ZA, ZM, ZW.

- (84) **Designated States** (*unless otherwise indicated, for every kind of regional protection available*): ARIPO (BW, GH, GM, KE, LR, LS, MW, MZ, NA, RW, SD, SL, ST, SZ, TZ, UG, ZM, ZW), Eurasian (AM, AZ, BY, KG, KZ, RU, TJ, TM), European (AL, AT, BE, BG, CH, CY, CZ, DE, DK, EE, ES, FI, FR, GB, GR, HR, HU, IE, IS, IT, LT, LU, LV, MC, MK, MT, NL, NO, PL, PT, RO, RS, SE, SI, SK, SM, TR), OAPI (BF, BJ, CF, CG, CI, CM, GA, GN, GQ, GW, KM, ML, MR, NE, SN, TD, TG).

**Published:**

— with international search report (Art. 21(3))

(54) **Title:** CORRELATED ELECTRON RESISTIVE MEMORY ELEMENT AS CONNECTING ELEMENT BETWEEN LOGIC CIRCUITS

(57) **Abstract:** According to one embodiment of the present disclosure, a circuit is provided. The circuit includes a first logic circuit, a second logic circuit, and a Correlated Electron Switch, herein after termed CES, element. The CES element is configured to enable or disable a connection between the first logic circuit and the second logic circuit.




FIGURE 3

CORRELATED ELECTRON RESISTIVE MEMORY ELEMENT AS CONNECTING  
ELEMENT BETWEEN LOGIC CIRCUITS

The present techniques generally relate to a switching device, and more particularly to a Field Programmable Gate Array (FPGA) device comprising a correlated electron switch.

A typical Field Programmable Gate Array (FPGA) device includes input-output circuits, logic circuits, an interconnect network and switch blocks. The interconnect lines are conductive paths that are laid across the FPGA architecture to enable coupling among the logic blocks, the input-output blocks, and between the input-output blocks and the logic blocks. The switch blocks are connecting elements that couple the interconnect lines based on a coupling requirement among the logic blocks, the input-output blocks or between the logic blocks and the input-output blocks. Conventionally, the switch blocks are implemented using switches. Each switch of a switch block may be coupled to an external memory that is used to store a desired configuration for the switch. Further, the switch is programmed using the desired configuration to achieve a desired state, such as 'On' or 'Off'.

According to a first aspect of the present technique, a circuit is provided. The circuit comprises a first logic circuit, a second logic circuit, and a Correlated Electron Switch (CES). The CES element may be configurable to enable or disable a connection between the first logic circuit and the second logic circuit.

According to second aspect of the present technique, a Field Programmable Gate Array (FPGA) device is provided. The FPGA comprises a plurality of logic circuits; and a plurality of Correlated Electron Switches (CES). Each CES may be configurable to enable or disable connections between two or more logic circuits of the plurality of logic circuits.

According to third aspect of the present technique, there is provided a method comprising: coupling a first logic circuit to a second logic circuit by programming a Correlated Electron Switch (CES) into a first state and; decoupling (uncoupling) the

first logic circuit from the second logic circuit by programming the CES into a second state.

The following features apply equally to each of the above aspects.

5

In embodiments, the first logic circuit and the second logic circuit may be one of a programmable logic element and an Input-Output (IO) block.

10 In embodiments, a first channel may be coupled to the first logic circuit; and a second channel may be coupled to the second logic circuit, wherein the CES enables or disables the connection between the first channel and the second channel.

15 In embodiments, a programming circuit may be coupled to the CES and configured to program the CES into: a first impedance state to enable the connection; and a second impedance state to disable the connection.

The first impedance state may be a low impedance state and the second impedance state may be a high impedance state.

20 The CES may maintain the enabled connection until the CES is reprogrammed by the programming circuit. The CES is a type of non volatile memory that is capable of maintaining a state even when a voltage supply (power supply) is disconnected from the CES.

25 The circuit may be a circuit of a Field Programmable Gate Array (FPGA).

In an FPGA circuit, the plurality of logic circuits may comprise one or more programmable logic elements and/or one or more Input-Output (IO) blocks.

30 The FPGA circuit may comprise an interconnect network comprising a plurality of channels, wherein each channel of the plurality of channels is connected to one

logic circuit of the plurality of logic circuits, and wherein each CES enables or disables a connection between the plurality of channels.

The FPGA circuit may comprise at least one programming circuit coupled to the plurality of CES and configured to program each CES element to: a first impedance state to enable the connection; and a second impedance state to disable the connection. The first impedance state may be a low impedance state and the second impedance state may be a high impedance state.

In an FPGA circuit, each of the CES elements may maintain the enabled connection until the CES is reprogrammed by the programming circuit.

In embodiments, programming the CES into a first state comprises programming the CES element into a low impedance state, and programming the CES into a second state comprises programming the CES element into a high impedance state.

In a related aspect of the present technique, there is provided a non-transitory data carrier carrying code which, when implemented on a processor, causes the processor to carry out the methods described herein.

As will be appreciated by one skilled in the art, the present techniques may be embodied as a system, method or computer program product. Accordingly, present techniques may take the form of an entirely hardware embodiment, an entirely software embodiment, or an embodiment combining software and hardware aspects.

Furthermore, the present techniques may take the form of a computer program product embodied in a computer readable medium having computer readable program code embodied thereon. The computer readable medium may be a computer readable signal medium or a computer readable storage medium. A computer readable medium may be, for example, but is not limited to, an electronic,

magnetic, optical, electromagnetic, infrared, or semiconductor system, apparatus, or device, or any suitable combination of the foregoing.

Computer program code for carrying out operations of the present techniques  
5 may be written in any combination of one or more programming languages, including object oriented programming languages and conventional procedural programming languages. Code components may be embodied as procedures, methods or the like, and may comprise sub-components which may take the form of instructions or sequences of instructions at any of the levels of abstraction, from the direct machine  
10 instructions of a native instruction set to high-level compiled or interpreted language constructs.

The techniques are diagrammatically illustrated, by way of example, in the accompanying drawings, in which:

15

Figure 1 shows a plot of current density versus voltage for a Correlated Electron Switch (CES) element;

Figure 2 is a schematic diagram of an equivalent circuit to a CES device;

20

Figure 3 shows a schematic diagram of an exemplary circuit including a Correlated Electron Switch (CES) element, according to one embodiment;

Figure 4 shows an exemplary Field Programmable Gate Array (FPGA)  
25 architecture, according to one embodiment; and

Figure 5 illustrates an exemplary CES-based FPGA switch, according to one embodiment.

30 Broadly speaking, embodiments of the present techniques provide circuitry to route a signal using one or more switches to route the signal along a particular path or routing track. The circuitry may use a memory to, for example, store

configurations of the circuitry, and in particular, to store signal routing configurations. In particular embodiments, the memory or memory element may be used to control the switches to change how a signal is routed. The memory element may be a non volatile memory (NVM) element, such as a Correlated Electron Switch (CES) element which comprises a correlated electron material (CEM). The CES may be used both as non volatile storage as well as a circuit element that can enable connectivity in a circuit. As explained in more detail below, the CES element comprises a material that may transition between predetermined detectable memory states based at least in part on a transition of (at least a portion of) the material between a conductive state and an insulative state. The CES element is programmable such that it may store a configuration in a non-volatile manner, and use its impedance state to enable connectivity.

The term "correlated electron switch" is used interchangeably herein with "CES", "CES element", "CES device", "correlated electron random access memory", "CeRAM", and "CeRAM device".

Non-volatile memories are a class of memory in which the memory cell or element does not lose its state after power supplied to the device is removed. In flash memory devices, an ability to keep random access (erase/write single bits) was sacrificed for speed and higher bit density. Flash remains a non-volatile memory of choice. Nevertheless, it is generally recognized that flash memory technology may not scale easily below 40 nanometers (nm); thus, new non-volatile memory devices capable of being scaled to smaller sizes are actively being sought.

A CES is a particular type of switch formed (wholly or in part) from a CEM. Generally speaking, a CES may exhibit an abrupt conductive or insulative state transition arising from electron correlations rather than solid state structural phase changes. (Examples of solid state structural phase changes include crystalline/amorphous in phase change memory (PCM) devices, or filamentary formation and conduction in resistive RAM devices, as discussed above). An abrupt conductor/insulator transition in a CES may be responsive to a quantum mechanical

phenomenon, in contrast to melting/solidification or filament formation.

A quantum mechanical transition of a CES between an insulative state and a conductive state may be understood in terms of a Mott transition. In a Mott transition, a material may switch from an insulative state to a conductive state if a Mott transition condition occurs. When a critical carrier concentration is achieved such that a Mott criteria is met, the Mott transition will occur and the state will change from high resistance/impedance (or capacitance) to low resistance/impedance (or capacitance).

A "state" or "memory state" of the CES element may be dependent on the impedance state or conductive state of the CES element. In this context, the "state" or "memory state" means a detectable state of a memory device that is indicative of a value, symbol, parameter or condition, just to provide a few examples. In one particular implementation, as described below, a memory state of a memory device may be detected based, at least in part, on a signal detected on terminals of the memory device in a read operation. In another particular implementation, as described below, a memory device may be placed in a particular memory state to represent or store a particular value, symbol or parameter by application of one or more signals across terminals of the memory device in a "write operation".

In a particular implementation, a CES element may comprise material sandwiched between conductive terminals. By applying a specific voltage and current between the terminals, the material may transition between the aforementioned conductive and insulative states. As discussed in the particular example implementations below, material of a CES element sandwiched between conductive terminals may be placed in an insulative state by application of a first programming signal across the terminals having a voltage  $V_{\text{reset}}$  and current  $I_{\text{reset}}$  at a current density  $J_{\text{reset}}$ , or placed in a conductive state by application of a second programming signal across the terminals having a voltage  $V_{\text{set}}$  and current  $I_{\text{set}}$  at current density  $J_{\text{set}}$ .

Additionally or alternatively, a CES element may be provided as a memory cell

in a cross-point memory array whereby the CES element may comprise a metal/CEM/metal (M/CEM/M) stack formed on a semiconductor. Such an M/CEM/M stack may be formed on a diode, for example. In example implementations, such a diode may be selected from the group consisting of a junction diode and a Schottky diode. In this context, it should be understood that "metal" means a conductor, that is, any material that acts like a metal, including, for example, polysilicon or a doped semiconductor.

Figure 1 shows a plot of current density versus voltage across terminals (not shown) for a CES element. Based, at least in part, on a voltage applied to terminals of the CES element (e.g., in a write operation), the CES may be placed in a conductive state or an insulative state. For example, application of a voltage  $V_{\text{set}}$  and current density  $J_{\text{set}}$  may place the CES element in a conductive memory state and application of a voltage  $V_{\text{reset}}$  and a current density  $J_{\text{reset}}$  may place the CES element in an insulative memory state.

Following placement of the CES in an insulative state or conductive state, the particular state of the CES element may be detected by application of a voltage  $V_{\text{read}}$  (e.g., in a read operation) and detection of, for example, a current or current density at terminals or bias across the terminals of the CES element.

Both the current and the voltage of the CES element need to be controlled in order to switch the CES element state. For example, if the CES element is in a conductive state, and voltage  $V_{\text{reset}}$ , required to place the device in an insulative memory state, is applied thereto, the CES element will not switch into the insulative state until the current density is also at the required value of  $J_{\text{reset}}$ . This means that, when the CES element is used to read/write from a memory, unintended rewrites may be prevented since even if sufficient voltage is applied to the CES element, a memory state change will only occur if the required current density is also applied.

The CES element of Figure 1 may include any transition metal oxide (TMO), such as, for example, perovskites, Mott insulators, charge exchange insulators, and



Anderson disorder insulators. In particular implementations, a CES element may be formed from switching materials such as nickel oxide, cobalt oxide, iron oxide, yttrium oxide, and perovskites such as Cr doped strontium titanate, lanthanum titanate, and the manganate family including praeysdium calcium manganate, and praeysdium lanthanum manganite, just to provide a few examples. In particular, oxides incorporating elements with incomplete **d** and **f** orbital shells may exhibit sufficient resistive switching properties for use in a CES device. In an embodiment, a CES element may be prepared without electroforming. Other implementations may employ other transition metal compounds without deviating from claimed subject matter. For example,  $\{M(\text{chxn})_2\text{Br}\}\text{Br}_2$  where M may comprise Pt, Pd, or Ni, and chxn comprises 1R,2R-cyclohexanediamine, and other such metal complexes may be used without deviating from claimed subject matter.

When sufficient bias is applied (e.g., exceeding a band-splitting potential) and the aforementioned Mott condition is met (injected electron holes = the electrons in a switching region), the CES element may rapidly switch from a conductive state to an insulative state via the Mott transition. This may occur at point 108 of the plot in Figure 1. At this point, electrons are no longer screened and become localized. This correlation may result in a strong electron-electron interaction potential which splits the bands to form an insulator. While the CES element is still in the insulative state, current may be generated by transportation of electron holes. When sufficient bias is applied across terminals of the CES, electrons may be injected into a metal-insulator-metal (MIM) diode over the potential barrier of the MIM device. When sufficient electrons have been injected and sufficient potential is applied across terminals to place the CES element in a set state, an increase in electrons may screen electrons and remove a localization of electrons, which may collapse the band-splitting potential forming a metal.

Current in a CES element may be controlled by an externally applied "compliance" condition determined based, at least in part, on the external current limited during a write operation to place the CES element in a conductive state. This externally applied compliance current may also set a condition of a current density

for a subsequent reset operation to place the CES in an insulative state.

As shown in the particular implementation of Figure 1, a current density  $J_{comp}$  applied during a write operation at point 116 to place the CES element in a conductive state may determine a compliance condition for placing the CES element in an insulative state in a subsequent write operation. For example, the CES element may be subsequently placed in an insulative state by application of a current density  $J_{reset} \geq J_{comp}$  at a voltage  $V_{reset}$  at point 108, where  $J_{comp}$  is externally applied.

The compliance condition therefore may set a number of electrons in a CES element which are to be "captured" by holes for the Mott transition. In other words, a current applied in a write operation to place a CES element in a conductive memory state may determine a number of holes to be injected to the CES element for subsequently transitioning the CES element to an insulative memory state.

As pointed out above, a reset condition may occur in response to a Mott transition at point 108. As pointed out above, such a Mott transition may occur at condition in a CES element in which a concentration of electrons  $n$  equals a concentration of electron holes  $p$ .

A current or current density in a region 104 of the plot shown in Figure 1 may exist in response to injection of holes from a voltage signal applied across terminals of a CES element. Here, injection of holes may meet a Mott transition criterion for the conductive state to insulative state transition at current  $IMI$  as a critical voltage  $VMI$  is applied across terminals of CES element.

A "read window" 102 for detecting a memory state of a CES element in a read operation may be set out as a difference between a portion 106 of the plot of Figure 1 while the CES element is in an insulative state, and a portion 104 of the plot of Figure 1 while the CES element is in a conductive state at a read voltage  $V_{read}$ .

Similarly, a "write window" 110 for placing a CES element in an insulative or

conductive memory state in a write operation may be set out as a difference between  $V_{\text{reset}}$ (at  $J_{\text{reset}}$ ) and  $V_{\text{set}}$ (at  $J_{\text{set}}$ ). Establishing  $|V_{\text{set}}| > |V_{\text{reset}}|$  enables a switch between conductive and insulative states.  $V_{\text{reset}}$  may be approximately at a band splitting potential arising from correlation and  $V_{\text{set}}$  may be approximately twice the band splitting potential. In particular implementations, a size of write window 110 may be determined, at least in part, by materials and doping of the CES element. The transition from high resistance (or high capacitance) to low resistance (or low capacitance) can be represented by a singular impedance of the device.

Figure 2 depicts a schematic diagram of an equivalent circuit of an example variable impeder device (such as a CES device), such as variable impeder device 124. As mentioned, variable impeder device 124 may comprise characteristics of both variable resistance and variable capacitance. For example, an equivalent circuit for a variable impeder device may, in an embodiment, comprise a variable resistor, such as variable resistor 126 in parallel with a variable capacitor, such as variable capacitor 128. Although the variable resistor 126 and variable capacitor 128 are depicted in Figure 2 as discrete components, variable impeder device 124 may equally comprise a substantially homogenous CES element, wherein the CES element comprises characteristics of variable capacitance and variable resistance. Table 1 below depicts an example truth table for an example variable impedance device, such as variable impeder device 124.

Resistance	Capacitance	Impedance
$R_{\text{high}}(V_{\text{applied}})$	$C_{\text{high}}(V_{\text{applied}})$	$Z_{\text{high}}(V_{\text{applied}})$
$R_{\text{low}}(V_{\text{applied}})$	$C_{\text{low}}(V_{\text{applied}}) \sim 0$	$Z_{\text{low}}(V_{\text{applied}})$

Table 1 – Correlated Electron Switch Truth Table

Figure 3 illustrates a schematic view of a circuit 200, according to one embodiment of the present techniques. The circuit 200 may include a logic circuit

204A and a logic circuit 204B. The circuit may further include a Correlated Electron Switch (CES) element. The circuit 200 may use the CES element 202 as a switching element. The CES element 202 may be programmed into a first impedance state or a second impedance state. The first impedance state may be a low impedance state. The second impedance state may be a high impedance state. In the low impedance state, the CES element 202 provides a low impedance to the current passing through, such that the CES element behaves like a closed switch. The low impedance may be a low resistance, a low capacitance, or a combination thereof. In the high impedance state, the CES element 202 offers a high impedance, for example, a high resistance, a high capacitance, or a combination thereof, to passage of the current, thereby, exhibiting a characteristic of an open switch. Thus, the CES element 202 may be programmed to a desired impedance state to enable or disable a connection between the logic circuits 204A and 204B.

The circuit 200 may also include a first channel 208A and a second channel 208B. The first channel 208A may be connected to the logic circuit 204A. The second channel 208B may be connected to the logic circuit 204B. The first channel 208A and the second channel 208B are connected to the CES element 202. The circuit 200 utilizes the CES element 202 to enable or disable a connection between the logic circuit 204A and the logic circuit 204B through the channels 208A-B. The circuit 200 includes a programming circuit 206 to program the CES element 202 into the low impedance state or the high impedance state. The CES 202 may be programmed into a particular impedance state using a variety of programming (write) circuits. Examples of such programming (write) circuits may be found in the Applicant's pending US Patent Application 14/826,110 which is incorporated herein by reference in its entirety.

The CES element 202 may be initially programmed at a high impedance state, according to one example implementation. At the high impedance state, the CES element 202 exhibits a characteristic of an open switch, disabling a connection between the first channel 208A and the second channel 208B. The programming circuit 206 programs the CES element 202 to the low impedance state for enabling

the connection between the first channel 208A and the second channel 208B. The programming circuit 206 programs the CES element 202 to the low impedance state by providing a first signal as described in conjunction with Figure 1.

5           The CES element 202, in the low impedance state exhibits a characteristic of the closed switch, connecting the first channel 208A and the second channel 208B. The low impedance state of the CES element 202 enables the connection between the logic circuit 204A and the logic circuit 204B.

10           The programming circuit 206 may program the CES element 202 in the low impedance state to switch to the high impedance state. The programming circuit 206 may program the CES element 202 into the high impedance state by providing a second signal in conjunction with Figure 1. In the high impedance state, the CES element 202 exhibits a characteristic of the open switch, disabling the connection  
15           between the first channel 208A and the second channel 208B. The CES element 202 persists an impedance state until the CES element 202 is programmed or reprogrammed.

            As mentioned above, the programming circuit 206 may be implemented using  
20           various electronic components. Unlike conventional electronic switches that require buffers to store configurations, correlated electron switches do not require any additional memory devices since the correlated electron switches are non-volatile, and the impedance state is maintained even when a voltage (power) supply is disconnected. The correlated electron switches may be directly programmed, and  
25           the programmed state is maintained until the CES is reprogrammed.

            In an embodiment, the correlated electron switches may be used in a Field Programmable Gate Array (FPGA) circuit as illustrated in Figure 4.

30           The FPGA 300 may include an array of logic circuits 302, input-output (IO) circuits 304, and routing resources. The logic circuits 302 may include programmable elements that can be programmed to implement a particular circuit function. The IO

circuits 304 may be interface circuits between the FPGA 300 and external devices. The routing resources may include an interconnect network 306 and switch blocks 308.

5           The interconnect network 306 may include a plurality of vertical channels and horizontal channels. The switch blocks 308 may be situated strategically at possible junctions of the plurality of vertical channels and horizontal channels. Each switch block 308 includes one or more correlated electron switches to couple the one or more logical circuits 302 through one or more plurality of the vertical channels and  
10 horizontal channels. An example of the correlated electron switch implementation in the switch blocks 308 of the FPGA 300 is described below in Figure 5.

Figure 5 illustrates an exemplary CES-based FPGA switch block 400, according to one embodiment. Figure 5 shows a six switch configuration of the FPGA switch  
15 block 400, the switch block 400 comprising CES elements 402A, 402B, 402C, 402D, 402E and 402F, and four channels 404, 406, 408 and 410. The FPGA switch block 400 connects the four channels 404-410. (As the impedance state of each CES element 402A-F may be based on resistance, capacitance, or a combination thereof, the circuit symbol to represent a CES element is a capacitor symbol overlaid on a  
20 resistor symbol).

Each of the switches in the six switch configuration may be a CES element. Each of the CES elements 402A-F may be programmed independently to a required impedance state. At least one programming circuit (not shown) may be used  
25 program each of the CES elements 402A-F. Each channel of the channels 404-410 is coupled to other channels via corresponding CES elements 402A-F. Based on connection requirements between the logic circuits, one or more channels 404-410 may be selected and the corresponding CES elements 402A-F may be used to enable the connection between the channels. For example, if a horizontal channel 404 is to  
30 be connected to a vertical channel 410, the CES element 402E is switched to the low impedance state.

Although, Figure 5 illustrates implementation of the correlated electron switches in the FPGA based switch block 400, the correlated electron switches may also be implemented in the interconnect network 306. The CES elements may be also used in the IO circuits 304. For example, the CES elements may be used to connect circuit components within the IO circuits 304. Furthermore, a CES may be used to connect programmable elements within the logic circuits. Also, a CES may be used in connecting the channels of the interconnect network 306 with the logic circuits 302, the channels with the IO circuits 304, and the like. Unlike conventional FPGAs or any integrated circuits which required an external memory source for storing a desired configuration, the CES does not require any additional memory. Consequently, physical space may be saved in the FPGA or the integrated circuits, i.e. the physical size of the FPGA or integrated circuits may be reduced compared to conventional FPGA or integrated circuits. The saved space may be used to incorporate additional circuits.

Embodiments of the present techniques also provide a non-transitory data carrier carrying code which, when implemented on a processor, causes the processor to carry out the methods described herein. The processor may be provided within or coupled to the programming circuit used to program the or each CES element into a particular impedance state.

The techniques further provide processor control code to implement the above-described methods, for example on a general purpose computer system or on a digital signal processor (DSP). The techniques also provide a carrier carrying processor control code to, when running, implement any of the above methods, in particular on a non-transitory data carrier – such as a disk, microprocessor, CD- or DVD-ROM, programmed memory such as read-only memory (firmware), or on a data carrier such as an optical or electrical signal carrier. The code may be provided on a carrier such as a disk, a microprocessor, CD- or DVD-ROM, programmed memory such as non-volatile memory (e.g. Flash) or read-only memory (firmware). Code (and/or data) to implement embodiments of the techniques may comprise source, object or executable code in a conventional programming language (interpreted or compiled)

such as C, or assembly code, code for setting up or controlling an ASIC (Application Specific Integrated Circuit) or FPGA (Field Programmable Gate Array), or code for a hardware description language such as Verilog™ or VHDL (Very high speed integrated circuit Hardware Description Language). As the skilled person will appreciate, such code and/or data may be distributed between a plurality of coupled components in communication with one another. The techniques may comprise a controller which includes a microprocessor, working memory and program memory coupled to one or more of the components of the system.

Computer program code for carrying out operations for the above-described techniques may be written in any combination of one or more programming languages, including object oriented programming languages and conventional procedural programming languages. Code components may be embodied as procedures, methods or the like, and may comprise sub-components which may take the form of instructions or sequences of instructions at any of the levels of abstraction, from the direct machine instructions of a native instruction set to high-level compiled or interpreted language constructs.

It will also be clear to one of skill in the art that all or part of a logical method according to the preferred embodiments of the present techniques may suitably be embodied in a logic apparatus comprising logic elements to perform the steps of the above-described methods, and that such logic elements may comprise components such as logic gates in, for example a programmable logic array or application-specific integrated circuit. Such a logic arrangement may further be embodied in enabling elements for temporarily or permanently establishing logic structures in such an array or circuit using, for example, a virtual hardware descriptor language, which may be stored and transmitted using fixed or transmittable carrier media.

In an embodiment, the present techniques may be realised in the form of a data carrier having functional data thereon, said functional data comprising functional computer data structures to, when loaded into a computer system or network and



operated upon thereby, enable said computer system to perform all the steps of the above-described method.

Although illustrative embodiments of the disclosure have been described in  
5 detail herein with reference to the accompanying drawings, it is to be understood  
that the disclosure is not limited to those precise embodiments, and that various  
changes and modifications can be effected therein by one skilled in the art without  
departing from the scope and spirit of the disclosure as defined by the appended  
claims.

**CLAIMS:**

1. A circuit comprising:  
a first logic circuit;  
5 a second logic circuit; and  
a Correlated Electron Switch (CES) configurable to enable or disable a connection between the first logic circuit and the second logic circuit.
2. The circuit as claimed in claim 1, wherein the first logic circuit and the second  
10 logic circuit are one of a programmable logic element and an Input-Output (IO) block.
3. The circuit as claimed in claim 1 or 2, further comprising:  
a first channel coupled to the first logic circuit; and  
a second channel coupled to the second logic circuit, wherein the CES enables  
15 or disables the connection between the first channel and the second channel.
4. The circuit as claimed in claim 1, 2 or 3, further comprising a programming circuit  
coupled to the CES and configured to program the CES into:  
a first impedance state to enable the connection; and  
20 a second impedance state to disable the connection.
5. The circuit as claimed in claim 4, wherein the first impedance state is a low  
impedance state and the second impedance state is a high impedance state.
- 25 6. The circuit as claimed in any preceding claim, wherein the CES maintains the  
enabled connection until the CES is reprogrammed by the programming circuit.
7. The circuit as claimed in any preceding claim, wherein the circuit is a Field  
Programmable Gate Array (FPGA) device.  
30
8. A Field Programmable Gate Array (FPGA) device comprising:  
a plurality of logic circuits; and

a plurality of Correlated Electron Switches (CES), each CES configurable to enable or disable connections between two or more logic circuits of the plurality of logic circuits.

5 9. The FPGA device as claimed in claim 8, wherein the plurality of logic circuits comprises one or more programmable logic elements and one or more Input-Output (IO) blocks.

10 10. The FPGA device as claimed in claim 8 or 9, further comprising:  
an interconnect network comprising a plurality of channels, wherein each channel of the plurality of channels is connected to one logic circuit of the plurality of logic circuits, and wherein each CES enables or disables a connection between the plurality of channels.

15 11. The FPGA device as claimed in claim 8, 9 or 10, further comprising at least one programming circuit coupled to the plurality of CES and configured to program each CES element to:  
a first impedance state to enable the connection; and  
a second impedance state to disable the connection.

20 12. The FPGA device as claimed in claim 11, wherein the first impedance state is a low impedance state and the second impedance state is a high impedance state.

25 13. The FPGA device as claimed in any one of claims 8 to 12, wherein the CES elements maintains the enabled connection until the CES is reprogrammed by the programming circuit.

30 14. A method comprising:  
coupling a first logic circuit to a second logic circuit by programming a Correlated Electron Switch (CES) into a first state and;  
decoupling the first logic circuit from the second logic circuit by programming the CES into a second state.

15. The method as claimed in claim 14, wherein programming the CES into a first state comprises programming the CES element into a low impedance state.

5 16. The method as claimed in claim 14 or 15, wherein programming the CES into a second state comprises programming the CES element into a high impedance state.

17. A non-transitory data carrier carrying code which, when implemented on a processor, causes the processor to carry out the method of any one of claims 14 to  
10 16.




FIGURE 1




FIGURE 2




FIGURE 3




FIGURE 4






FIGURE 5

## INTERNATIONAL SEARCH REPORT

International application No

PCT/GB2017/050505

## A. CLASSIFICATION OF SUBJECT MATTER

INV. G11C13/00 H03K19/177  
ADD.

According to International Patent Classification (IPC) or to both national classification and IPC

## B. FIELDS SEARCHED

Minimum documentation searched (classification system followed by classification symbols)

G11C H03K

Documentation searched other than minimum documentation to the extent that such documents are included in the fields searched

Electronic data base consulted during the international search (name of data base and, where practicable, search terms used)

EPO-Internal, COMPENDEX, INSPEC, IBM-TDB, WPI Data

## C. DOCUMENTS CONSIDERED TO BE RELEVANT

Category*	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
X	US 2013/285699 A1 (MCWILLIAMS CHRISTOPHER RANDOLPH [US] ET AL) 31 October 2013 (2013-10-31) paragraphs [0029] - [0036]; claims 12,23,27; figures 2,4-5,8-9,11 -----	1-17
Y	US 2005/045919 A1 (KAERIYAMA SHUNICHI [JP] ET AL) 3 March 2005 (2005-03-03) paragraphs [0093] - [0098], [0147] - [0151]; figures 1,19-20 -----	1-17
Y	US 2008/106925 A1 (PAZ DE ARAUJO CARLOS A [US] ET AL) 8 May 2008 (2008-05-08) paragraphs [0009], [0008]; figures 3-4 -----	1-17



Further documents are listed in the continuation of Box C.



See patent family annex.

## \* Special categories of cited documents :

"A" document defining the general state of the art which is not considered to be of particular relevance

"E" earlier application or patent but published on or after the international filing date

"L" document which may throw doubts on priority claim(s) or which is cited to establish the publication date of another citation or other special reason (as specified)

"O" document referring to an oral disclosure, use, exhibition or other means

"P" document published prior to the international filing date but later than the priority date claimed

"T" later document published after the international filing date or priority date and not in conflict with the application but cited to understand the principle or theory underlying the invention

"X" document of particular relevance; the claimed invention cannot be considered novel or cannot be considered to involve an inventive step when the document is taken alone

"Y" document of particular relevance; the claimed invention cannot be considered to involve an inventive step when the document is combined with one or more other such documents, such combination being obvious to a person skilled in the art

"&" document member of the same patent family

Date of the actual completion of the international search

2 May 2017

Date of mailing of the international search report

16/05/2017

Name and mailing address of the ISA/

European Patent Office, P.B. 5818 Patentlaan 2  
NL - 2280 HV Rijswijk  
Tel. (+31-70) 340-2040,  
Fax: (+31-70) 340-3016

Authorized officer

Havard, Corinne

# INTERNATIONAL SEARCH REPORT

Information on patent family members

International application No

PCT/GB2017/050505

Patent document cited in search report	Publication date	Patent family member(s)	Publication date
US 2013285699	A1	31-10-2013	NONE
-----			
US 2005045919	A1	03-03-2005	JP 4356542 B2 04-11-2009
		JP 2005101535 A	14-04-2005
		US 2005045919 A1	03-03-2005
		US 2009001348 A1	01-01-2009
		US 2011007554 A1	13-01-2011
-----			
US 2008106925	A1	08-05-2008	NONE
-----			