

US011205578B2

## (54) DOPANT ANNEAL WITH STABILIZATION STEP FOR IC WITH MATCHED DEVICES

- (71) Applicant: **Texas Instruments Incorporated**, Dallas, TX (US)
- (72) Inventors: Brian K. Kirkpatrick, Allen, TX (US); Kenneth Palomino, San Francisco, CA (US); Mahalingam Nandakumar, (56) <br>Richardson, TX (US) ( 79) ( 1999 ) References Cited
- (73) Assignee: **TEXAS INSTRUMENTS** U.S. PATENT DOCUMENTS INCORPORATED, Dallas, TX (US)
- $(* )$  Notice: Subject to any disclaimer, the term of this patent is extended or adjusted under  $35$   $9,190,277 \text{ B2}$  11/2015 Nandakumar U.S.C. 154(b) by 0 days. (Continued)
- $(21)$  Appl. No.: 16/161,920
- (22) Filed:

## (65) **Prior Publication Data**

US 2019/0115226 A1 Apr. 18, 2019 (57) ABSTRACT

## Related U.S. Application Data

- $(60)$  Provisional application No.  $62/574,022$ , filed on Oct. 18, 2017.
- 



(52) U.S. Cl.<br>CPC ........ H01L 21/324 (2013.01); H01L 21/2253  $(2013.01)$ ;  $H01L$   $21/268$   $(2013.01)$ ;  $H01L$ 21/26513 (2013.01); H01L 27/0629 (2013.01); H01L 27/0738 (2013.01); H01L 28/20  $(2013.01)$ 

# (12) United States Patent (10) Patent No.: US 11,205,578 B2<br>Kirkpatrick et al. (45) Date of Patent: Dec. 21, 2021

# $(45)$  Date of Patent: Dec. 21, 2021

( 58 ) Field of Classification Search CPC ............... HO1L 21/324; HO1L 21/2253; HO1L 27/0738; H01L 28/20; H01L 21/268; H01L 27/0629; H01L 21/26513 USPC 438/238



Primary Examiner - Vu A Vu

(74) Attorney, Agent, or Firm  $-$  Andrew R. Ralston; **Oct. 16, 2018** (14) *Auorney, Agent, or Firm*  $\rightarrow$  *Charles A. Brill; Frank D. Cimino* 

A method of fabricating an integrated circuit ( IC ) includes providing a substrate having a semiconductor surface layer thereon including a field dielectric in a portion of the semiconductor surface layer and a pair of matched devices<br>in at least one of a CMOS area, BiCMOS area, bipolar transistor area, and a resistor area. Dopants are ion implanted into the at least one of the CMOS area, the BiCMOS area, the bipolar transistor area, and the resistor rapid thermal processor (RTP). The annealing comprises an initial temperature stabilization step including first anneal ing at a lower temperature for a first time of at least 20 seconds, and then a second annealing comprising ramping from the lower temperature to a peak higher temperature that is at least  $100^{\circ}$  C. higher ( $>$ ) than the lower temperature. area. The substrate is annealed in a processing chamber of a

## 28 Claims, 7 Drawing Sheets



# (56) References Cited

# U.S. PATENT DOCUMENTS





\* cited by examiner



U.S. Patent

















Rs

Improve Sheet Resistance Uniformity", filed Oct. 18, 2017, <sup>10</sup>

substrates (e.g., wafers), more particularly to rapid thermal control the dopant diffusion variation that does not add any<br>anneal processing for capiconductor substrates comprising process steps which provides a reduced ac anneal processing for semiconductor substrates comprising process steps which provides a reduced across the die<br>integrated circuits (IC) die having matched devices variation in sheet resistance (Rs), so as for MOS transist integrated circuits (IC) die having matched devices.

BACKGROUND<br>
20 to drain capacitance (Cgd), and/or effective channel length<br>
(Leff), or to better control variation in the gain for bipolar<br>
various stages of semiconductor manufacturing. For<br>
example, RTA has been used for implanted semiconductor wafers. Because the operating 25 temperature in RTA can be rapidly increased or decreased, as This Summary is provided to introduce a brief selection of compared to conventional furnace annealing the needed disclosed concepts in a simplified form that are

A known rapid thermal processor (RTP) for RTA of a<br>strawings provided. This Summary is not intended to limit<br>semiconductor wafer comprises a processing chamber 30 the claimed subject matter's scope.<br>where the semiconductor a rotatable susceptor mounted within the processing cham-<br>ber. A wafer to be processed is held and supported by semiconductor surface layer thereon including a field dielecber. A wafer to be processed is held and supported by semiconductor surface layer thereon including a field dielec-<br>susceptor, which can be rotated along with the susceptor. A tric in a portion of the semiconductor surface susceptor, which can be rotated along with the susceptor. A tric in a portion of the semiconductor surface layer and a pair gas delivery system flows a gas composition into the pro- 35 of matched devices in at least one of cessing chamber that generally operates at a single peak area, bipolar transistor area, and a resistor area. Dopants are temperature of from about 500° C. to about 1200° C. The ion implanted into the CMOS area, the BiCMOS heat source can comprise a plurality of heating units each bipolar transistor area, and/or the resistor area. The substrate having a lamp, for example a halogen lamp, or can comprise is annealed in a processing chamber of

semiconductor fabrication annealing processes (e.g., a ramping from the lower temperature to a peak higher refined spike anneal or laser anneal), such as for advanced temperature that is at least  $100^{\circ}$  C. higher (>) t complementary metal originary metal originary metal originary metal original original produce in the production diffusion as compared to conventional fur-<br>
BRIEF DESCRIPTION OF THE DRAWINGS reduce junction diffusion as compared to conventional furnace anneals. However, the high temperature ramp rate can cause non-uniform heating across the wafer and across the Reference will now be made to the accompanying drawarea of each die on the wafer resulting in a significant 50 ings, which are not necessarily drawn to scale, wherein:<br>variation in the sheet resistance of ion implanted or diffused FIG. 1 shows a temperature vs. time plot f dopant regions in a silicon surface or in a polysilicon layer

on the substrate to improve their matching, such as being <1  $\,$  55 annealing comprising ramping from the lower temperature  $\mu$ m apart (e.g., 0.2  $\mu$ m apart) and being positioned side-by-<br>to a peak higher temperature t um apart (e.g., 0.2 µm apart) and being positioned side-by-<br>side. The matched devices can comprise input transistors of lower temperature. an operational amplifier (op amp), for example, that are FIGS. 2A-D show enhanced cross-sectional views of an accurately matched to provide the op amp a low input offset in-process IC, depicted in successive stages of fabr voltage. Resistors may also be embodied as matched resis- 60 that includes using a method for forming an IC having at tors. The matched devices need not be accurate to an least one of matched MOS transistors, matched bipol absolute value, only that their parametric ratios are matched, transistors, and matched polysilicon resistors that utilizes a such as being in a ratio of 1:1 in a typical case.

analog IC applications. Some example precision analog IC

**DOPANT ANNEAL WITH STABILIZATION** applications that have matched devices include precision op **STEP FOR IC WITH MATCHED DEVICES** amps, precision analog-to-digital converters (ADCs), and amps, precision analog-to-digital converters (ADCs), and precision voltage control oscillators (VCOs). Hence vari-CROSS REFERENCE TO RELATED ability between the performance of the respective matched<br>APPLICATIONS <sup>5</sup> devices can lead to increased wafer probe time and higher devices can lead to increased wafer probe time and higher wafer probe cost.

This application claims the benefit of Provisional Application Ser. No. 62/574,022 entitled "Low Temp Stabilization<br>
in High Temperature Spike/Laser Anneal Processes to<br>
Improve Sheet Resistance Uniformity", filed Oct. 18, This Disclosure relates to processing of semiconductor  $15 \times 15$  implant, or carbon or indium implantation. A new method to hartrate (a s, we fore) more negligible to regid thermal control the dopant diffusion variation t to better control variation in the threshold voltage  $(Vt)$ , gate

This Summary is provided to introduce a brief selection of processing time is short and the process efficiency is high. described below in the Detailed Description including the A known rapid thermal processor (RTP) for RTA of a drawings provided. This Summary is not intended to l

Disclosed aspects include a method of fabricating an IC wafer.<br>
A laster that is scanned or the 40 comprises and the 40 comprises and the 40 comprises and the 40 seconds, and then a second annealing comprising warf annealing temperature including wat a lower temperature for a f area, bipolar transistor area, and a resistor area. Dopants are

dopant regions in a silicon surface or in a polysilicon layer RTA heat cycle that includes an initial temperature stabili-<br>zation step including first annealing at a lower temperature ICs may include matched devices that are closely spaced for a first time of at least 20 seconds and then a second on the substrate to improve their matching, such as being <1 ss annealing comprising ramping from the lower

in-process IC, depicted in successive stages of fabrication that includes using a method for forming an IC having at For example, matched resistors with high variability stabilization step including first annealing at a lower tem-<br>between them that do not meet their designed resistance  $65$  perature then a second annealing comprising ra disclosed RTA heat cycle including an initial temperature tors and matched resistors that can benefit from a disclosed RTA heat cycle.

RTAs shown in FIG. 1 for boron doped polysilicon resistors in 3 to 5 seconds. This results in a temperature profile that that demonstrates a significant reduction in Rs variability in resembles a parabolic arc around the m every zone across the wafer (the x-axis is the radial distance A refined spike RTA process has less time at the high<br>temperature as compared to the standard spike RTA process,

Rs in ohms/sq. A significant reduction in Rs variability in terized by a temperature profile that climbs rapidly from every zone across the wafer is again demonstrated, with the room temperature, possibly including multipl

some acts or events may occur in different order and/or FIG. 1 shows a temperature vs. time plot for an example concurrently with other acts or events. Furthermore, some RTA heat cycle shown as RTA 101 identified as a 'dis

Also, the terms coupled to or couples with (and the 25 lower temperature shown as 500°C. for about 180 seconds,<br>like) as used herein without further qualification are and then a second annealing comprising a refined spike intended to describe either an indirect or direct electrical<br>connection. Thus, if a first device "couples" to a second<br>device temperature shown as 1,025° C. The known RTA heat cycle<br>device, that connection can be through a through an indirect electrical connection via intervening stabilization time at the lower temperature of about 8 items including other devices and connections. For indirect seconds, that is shown again using a peak high te coupling, the intervening item generally does not modify the of about 1025<sup>o</sup> C.<br>
information of a signal but may adjust its current level, Disclosed RTA heat cycles have unexpectedly been found information of a signal but may adjust its current level, voltage level, and/or power level.

Disclosed RTA heat cycling solves the above-described confirmed with both boron doped matched polysilicon resis-<br>need to control the dopant diffusion variation across the tors and matched MOS transistors. As used herein, m need to control the dopant diffusion variation across the tors and matched MOS transistors. As used herein, matched wafer and the IC die on the wafer without adding any costly devices are located on the IC die within 1 µm processing such as extra ion implants, particularly for those and both devices are within an IC device that relies on their<br>ICs having matched devices, which provides a reduced 40 matching, such as the IC 300 shown in FIG. ICs having matched devices, which provides a reduced 40 matching, such as the IC 300 shown in FIG. 3 described variation in electrical parameters across the IC die. This below that has both matched transistors and matched variation in electrical parameters across the IC die. This below that has both matched transistors and matched resis-<br>problem is solved by adding a temperature stabilization step tors. This unexpected result is the signifi problem is solved by adding a temperature stabilization step at a first temperature being a lower temperature that is below in matching electrical parameters between the matched a temperature that is sufficient to create Transient Enhanced devices that are only minimum spaced 1 µm o Diffusion (TED) or Solid Phase Epitaxy (SPE), but the lower  $45$  from one another, such as <0.1  $\mu$ m, for example 0.02  $\mu$ m to temperature is high enough so that the difference between <0.1  $\mu$ m apart, believed to be d temperature is high enough so that the difference between <br>this lower temperature and the higher temperature used in<br>the subsequent second annealing is such that the dopant<br>diffusion at the lower temperature is negligible stabilization step is generally selected for its duration rela-<br>tive to the temperature uniformity achieved across all tem-<br>perature zones within the chamber of the RTP tool during the<br>prise zero temperature coefficient re higher temperature subsequent annealing. Known RTA tem-<br>perature stabilization steps, such as shown in FIG. 1 55 resistance over a change in semiconductor device operating<br>generating described below as RTA 100, are recognized herein to be temperature, being of no more than 200 parts per million insufficient in both temperature selection and duration to  $(ppm)/^{\circ}$  C, such as 20 to 200 ppm<sup>/ $\circ$ </sup> C. over at a first temperature being a lower temperature that is below

achieve good matched device parametric matching results.<br> RTA is conventionally divided into three different heat RTA is conventionally divided into three different heat The lower temperature can be  $450^{\circ}$  C. to  $650^{\circ}$  C., the first cycle categories, a soak RTA, a standard spike RTA, and a 60 time can be 20 seconds to 210 secon refined spike RTA. A soak RTA process is characterized by seconds, and the peak higher temperature can be  $850^{\circ}$  C. to a temperature profile that climbs rapidly from room tem-<br>1250° C. The annealing can comprise soak r a temperature profile that climbs rapidly from room tem- $1250^\circ$  C. The annealing can comprise soak rapid thermal perature, possibly including multiple different ramp rates, annealing, standard spike rapid thermal anneali perature, possibly including multiple different ramp rates, annealing, standard spike rapid thermal annealing, or refined reaching a "soak" higher temperature that is held for some spike rapid thermal annealing. The time a period of time, typically greater than 10 seconds, such as at 65 temperature can be for less than 0.1 seconds. For a refined least 15 seconds. A standard spike RTA process is charac-<br>spike rapid thermal anneal, the peak hi

 $3 \hspace{2.5cm} 4$ 

resembles a parabolic arc around the maximum temperature. FIG. 3 shows an example IC including an example bipolar room temperature, possibly including multiple ramp rates, transistor-based matching circuit including matched transis-<br>tors and matched resistors that can benefit fr EX heat cycle.<br>FIG. 4 shows data comparing Rs results obtained from the  $\frac{1}{2}$  to 3 to 10°C. below the maximum temperature, all typically

FIG. 5 shows the data in FIG. 4 now with the y-axis being 10 typically a 2 $\times$  to 3 $\times$  reduction in this time, and is charac-<br>in ohms/sq. A significant reduction in Rs variability in terized by a temperature profile that x-axis again being the radial distance in mm. The reaching a maximum temperature that is only achieved for a very short period (i.e., essentially an instant), such as  $\leq 100$ DETAILED DESCRIPTION 15 milliseconds. In the case of refined spike RTA process, the temperature profile moves from  $3^\circ$  to  $10^\circ$  C. below the maximum temperature, then to the maximum temperature, Example aspects are described with reference to the maximum temperature, then to the maximum temperature, drawings, wherein like reference numerals are used to and then back to  $3^{\circ}$  to  $10^{\circ}$  C. below the maximum tem

methodology in accordance with this disclosure. temperature stabilization step including first annealing at a<br>Also, the terms "coupled to" or "couples with" (and the 25 lower temperature shown as 500° C. for about 180 seco

Itage level, and/or power level.<br>
Disclosed RTA heat cycling solves the above-described confirmed with both boron doped matched polysilicon resis-

(ppm)/ $\degree$  C., such as 20 to 200 ppm/ $\degree$  C. over a range in temperature between  $-55\degree$  C. and 200 $\degree$  C.

least 15 seconds. A standard spike RTA process is charac-<br>terized by a temperature profile that climbs rapidly from be at least 1000° C. and the time at the peak higher be at least  $1000$  ° C. and the time at the peak higher

comprise laser annealing and the peak higher temperature the nLDD regions 116 for the NMOS transistor 210 and can be  $>1,000^{\circ}$  C.

 $5\times10^{11}$  cm<sup>-2</sup> for a pocket implant, as low as  $5\times10^{12}$  cm<sup>-2</sup> for a a lightly doped drain ( LDD ) implant , and generally has a ZTCRs can have a dedicated implant to provide a different nic or antimony as n-type dopants. Boron due its high material, can instead be used as a matched diffused resistor.<br>relative diffusion coefficient in silicon relative to other FIG. 2C shows an ion implant being performed u dopants is known to be the most difficult of the dopants to masking material 134 that is patterned over the top surface match dopant profiles. The dose of boron can be as low as 10 of the substrate 102 providing P sources  $5\times10^{11}$  cm<sup>-2</sup> for a pocket implant, as low as  $5\times10^{12}$  cm<sup>-2</sup> for (PSDs), p-emitters, and ZTCRs. In some instances, the a lightly doped drain (LDD) implant, and generally has a ZTCRs can have a dedicated implant t

matched polysilicon resistors, that includes a disclosed RTA in-process IC, depicted in successive stages of fabrication the bipolar transistor area 209, and the polysilicon ZTCRs using a method for forming an IC having at least one of 230 and 230'. In one version of the instant exa using a method for forming an IC having at least one of 230 and 230'. In one version of the instant example, the dose matched MOS transistors, matched bipolar transistors, and of this implant may be at least  $1 \times 10^{15}$  matched polysilicon resistors, that includes a disclosed RTA version, the dose may be at least  $5\times10^{15}$  cm<sup>-2</sup>. Boron is heat cycle including an initial temperature stabilization step 20 generally used as the p-type im including first annealing at a lower temperature, then a<br>second annealing comprising ramping from the lower tem-<br>perature to a peak higher temperature that is at least  $100^{\circ}$ <br>substrate  $102$ , implant the polysilicon gat perature to a peak higher temperature that is at least  $100^{\circ}$  substrate 102, implant the polysilicon gates 122, 122', C.>than the lower temperature. The enhancement in these implant the polysilicon resistor bodies 130

Referring to FIG. 2A, the IC 200 shown is formed on a implants an n-type dopant to form NSDs 148 for the NMOS semiconductor substrate 102, for example a silicon wafer, transistor 210, followed by a disclosed RTA step. In t silicon-on-insulator (SOI) wafer, hybrid orientation technol-<br>on implant N+ contacts may also be provided on the IC,<br>ogy (HOT) wafer, or other substrate suitable for fabrication 30 such as for n+ contacts for the n-bases 1 of the IC 200. A diameter of the substrate can be at least 150 the NSD implant may be selected to provide desired control mms, at least 200 mms, or at least 300 mms. The IC 200 of an effective channel length of the NMOS tr includes an n-channel metal oxide semiconductor (NMOS) For example, the dose of the NSD implant may be  $1 \times 10^{15}$  area 204 for NMOS transistors shown as NMOS transistor cm<sup>-2</sup> to  $6 \times 10^{15}$  cm<sup>-2</sup>. 210, a PMOS area 206 for PMOS transistors shown includ-35 The disclosed RTA step that anneals dopants in regions<br>ing PMOS transistors 220 and 220' that are matched, a including in the PSDs 142, 142', NSD 148, p-emitters 12 ZTCRs 230 and 230 that are matched, and a bipolar slightly diffuses the dopants in these regions. As described transistor area 209 described for pnp bipolar transistors later previously, the disclosed RTA step includes an transistor area 209 described for pnp bipolar transistors later previously, the disclosed RTA step includes an initial tem-<br>shown as 240 and 240' that are matched. The NMOS area 40 perature stabilization step including fir shown as 240 and 240 that are matched. The NMOS area 40 perature stabilization step including first annealing at a 204 together with PMOS area 206 provides a CMOS area, lower temperature for a first time of at least 20 sec while the CMOS area along with the bipolar transistor area  $30-90 \text{ sec}$ , and then a second annealing comprising ramping<br>provides a BiCMOS area. The field oxide 110, for example from the lower temperature to a peak higher provide laterally electrical isolation on the IC 200 which 45 example, the RTA 101 shown in FIG. 1 may be used. The IC may underlie the ZTCR area 208. 200 may then be completed using conventional IC process-

The NMOS transistor 210 includes a gate dielectric layer ing, including formation of a pre-metal dielectric (PMD) 112, a polysilicon gate 114 over the gate dielectric layer 112, layer, then forming filled contacts (e.g., t sistors 220 and 220 include a gate dielectric layer 120, a  $50$  substrate 102, and then generally forming 2 or more levels polysilicon gate 122 and 122 respectively over the gate of metallization with interlevel dielectri polysilicon gate 122 and 122 respectively over the gate of metallization with interlevel dielectric (ILD) b<br>dielectric layer 120, and p-channel LDD (PLDD) regions metal layers, followed by a passivation layer(s). 124 and 124' respectively, and gate sidewall spacers 126. In FIG. 3 shows a portion of an IC 300 that includes an one version of the instant example, the polysilicon gate 114 example NPN bipolar-based matching circuit 320 one version of the instant example, the polysilicon gate 114 example NPN bipolar-based matching circuit 320 formed on of the NMOS area 204 and the polysilicon gates 122, 122' 55 a substrate 102 that relies on base-emitter of the NMOS area 204 and the polysilicon gates 122, 122' 55 a substrate 102 that relies on base-emitter voltage Vbe<br>of the PMOS area 206 may each have a physical gate length matching, such as for differential signal proces

implant being performed using an nLDD and n-base implant coupled is coupled to utilize the Vdiff signal generated by masking material 131 that is patterned over the top surface the matching circuit 320. Q1 and Q2 shown are the bipolar transistor area 209. The implant masking mate- 65 circuit 320.<br>
rial 131 may include photoresist formed using a photolitho-<br>
Ref and D1 set the voltage of the two collectors of Q1<br>
graphic process. For example,

n-base implant may be  $1\times10^{12}$  cm<sup>-2</sup> to  $5\times10^{13}$  cm<sup>2</sup> using temperature can be for less than (<) 5 seconds, such as <1 n-base implant may be  $1 \times 10^{12}$  cm<sup>-2</sup> to  $5 \times 10^{13}$  cm<sup>2</sup> using second, for example 5 to 40 milliseconds. The annealing can n-type dopants such as phosphoru The dopant can comprise variety of dopants including 5 shown. The nbase regions 119, 119' though described as boron and indium as p-type dopants, and phosphorus, arse-<br>being part of a bipolar transistor, as they are into p

 $10$  of the substrate 102 providing P sources and a P drains dose at least  $5\times10^{14}$  cm<sup>-2</sup> for implanting sources and drains, dopant concentration as compared to the other highly doped regions. The masking material 134 only exposes the PMOS FIGS. 2A-D show enhanced cross-section of this implant may be at least  $1\times10^{15}$  cm<sup>-2</sup>. In a further

neighboring devices in each of the matched device pairs. FIG. 2D shows results after an NSD ion implant that Referring to FIG. 2A, the IC 200 shown is formed on a implants an n-type dopant to form NSDs 148 for the NMOS

is at least  $100^{\circ}$  C. higher ( $>$ ) than the lower temperature. For example, the RTA 101 shown in FIG. 1 may be used. The IC lower temperature for a first time of at least 20 seconds (e.g.,

sidewall spacers 132.<br>
FIG. 2B shows an n-channel LDD (nLDD) and n-base circuitry shown as block 340 that although not shown

are connected together and to a circuit ground. Currents are the described as drawn from the two emitters of  $O1$  and  $O2$  to the negative this Disclosure. drawn from the two emitters of  $Q1$  and  $Q2$  to the negative supply Vdd via matched resistors shown as R1 and R2. The emitter voltages, e1 and e2 provide the Vdiff output which  $\frac{5}{1}$ . The invention claimed is:<br>is a measure of their voltage difference. 1. A method of fabricati

10 15 the same current gain) and the resistors R1 and R2 have providing a substrate having a semiconductor surface<br>a providing a feld dielectric in a portion of exactly equal resistance values. In that case the matching layer thereon including a field dielectric in a portion of the semiconductor surface layer and a pair of matched circuit 320 is perfectly symmetrical electrically so that Vdiff  $\frac{10}{10}$  the semiconductor surface layer and a pair of matched is 0V. However, in the real-world the transistors Q1 and Q2 is 0V. However, in the real-world the transistors Q1 and Q2<br>are mismatched to some extent, but for this example assume<br>that the resistors R1 and R2 are still of equal resistance<br>value. Vdiff is calculated as follows:<br>value

emitter voltage, which is the mismatch in Vbe between of at least 20 seconds, and then a second annealing Q1 and Q2. Therefore, Vdiff is a measure of Q1 and Q2's comprising ramping from the lower temperature to a peak high mismatch voltage at the current level which is set by R1 and peak higher temperature that is R2. Disclosed RTA heat cycles improve the match in Vbe  $\langle \rangle$  than the lower temperature, between Q1 and Q2, and also improve the resistance match 25 wherein the IC comprises an analog IC including the between R1 and R2.

ZTCRs obtained using for dopant activation the RTA  $\overline{101}$  4. The method of claim 1, wherein the lower temperature<br>shown in FIG. 1 except the first time (stabilization time) at 35 is 450° C. to 650° C., wherein the fir also shown is Rs data from an RTA resembling RTA 100. C. to 1250° C.<br>The higher temperature used was  $1,025$ ° C. The wafers were 5. The method of claim 1, wherein the annealing com-The higher temperature used was  $1,025$ ° C. The wafers were 300 mm diameter silicon wafers, the polysilicon thickness 300 mm diameter silicon wafers, the polysilicon thickness prises soak rapid thermal annealing, standard rapid thermal was 1,250 A, the polysilicon layer was over a layer of silicon 40 annealing, or refined spike rapid ther oxide, and the ZCTRs received a boron ion implant dose of  $4 \times 10^{15}$  cm<sup>-2</sup>. Demonstrated in FIG. 4 is a significant reduc-<br>tion in Rs variability in every zone across the wafer (x-axis higher temperature is at least  $1$ the 60 second stabilization time at the lower temperature 45 7. The method of claim 1, wherein a time at the peak<br>before the ramping to the higher temperature. The largest Rs higher temperature is for less than 0.1 seconds oxide, and the ZCTRs received a boron ion implant dose of

FIG. 5 shows the data in FIG. 4, now with the y-axis being greater than 1000° C.<br>the Rs in ohms/sq. A significant reduction in Rs variability 50 9. The method of claim 1, wherein the dopant comprises in every zone across the wafer is again demonstrated, with boron or indium.<br>the x-axis again being the radial distance from the center of 10. The method of claim 1, wherein the dopant comprises<br>the wafer in mms.<br>phosphorus

Disclosed aspects can be used to form semiconductor die 11. The method of claim 1, wherein a dose for the dopant that may be integrated into a variety of assembly flows to 55 is at least  $5 \times 10^{14}$  cm<sup>-2</sup>.<br>form a variet and/or layers thereon, including barrier layers, dielectric **13**. The method of claim **1**, wherein a minimum spacing layers, device structures, active elements and passive ele-<br>ments including source regions, drain region etc. Moreover, the semiconductor die can be formed from a 15. The method of claim 1, wherein a diameter of the variety of processes including bipolar, Insulated Gate Bipo-<br>lar Transistor (IGBT), CMOS, BiCMOS and MEMS. 16. form a variety of different devices and related products. The

will appreciate that many other aspects are possible within **17**. A method of fabricating an integrated circuit (IC), the scope of the claimed invention, and further additions, comprising:

Q1 and Q2 out of saturation. The two bases of Q1 and Q2 deletions, substitutions and modifications may be made to are connected together and to a circuit ground. Currents are the described aspects without departing from th

is a measure of their voltage difference.<br>
I. A method of fabricating an integrated circuit (IC),<br>
In an ideal circuit, Q1 and Q2 are perfectly matched (e.g.,<br>
providing a substrate having a semiconductor surface<br>
providin

- 
- 
- Vdiff=e2-e1=(e2-b)-(e1-b)=Vbe2-Vbe1=dVbe<br>where e1 and e2 are the emitter voltages of Q1 and Q2, b is<br>the base voltage, Vbe1 and Vbe2 are the base-emitter<br>voltages of Q1 and Vbe2 are the base-emitter<br>voltages of Q1 and Q2,
	- CMOS area and the resistor area, the resistor area including polysilicon resistors at an intermediate stage EXAMPLES of manufacturing.

2. The method of claim 1, wherein the polysilicon resis-<br>Disclosed aspects are further illustrated by the following 30 tors are matched polysilicon resistors.

specific Examples, which should not be construed as limit-<br>ing the scope or content of this Disclosure in any way.<br>FIG. 4 shows data comparing the Rs for boron doped (ZTCRs) at an intermediate stage of manufacturing.

90 seconds, and wherein the peak higher temperature is  $850^{\circ}$ C. to  $1250^\circ$  C.

prises laser annealing and the peak higher temperature is greater than  $1000^{\circ}$  C.

- Example between 30 seconds and 90 seconds.<br>
the semiconductor surface layer and a pair of matched<br>
MOS transistors;<br>
ion implanting the substrate with at least one dopant into<br>
the pair of matched MOS transistors, and<br>
an
- ion implanting the substrate with at least one dopant into  $5$
- 10 prises refined spike rapid thermal annealing including 180 seconds and the second time is less than one second.<br>an initial temperature stabilization step at a lower 25. The method of claim 20, wherein heating to the higher temperature for a first time of at least 20 seconds, and<br>then ramping from the lower temperature to a peak and higher temperature is performed by laser amealing.<br>then ramping from the lower temperature for less than one se

18. The method of claim 17, wherein the first time is 30  $_{15}$ 

20

- field dielectric;<br>the semiconductor substrate; and implanting a dopant into the resistor body; and<br>implanting a dopant into the resistor body; and
- chamber , immediately followed by heating in the resistor body at a second temperature greater than pro 1000 ° C. for less than one second . cessing chamber for a second time at a higher tempera ture that is at least  $1000^{\circ}$  C.

providing a substrate having a semiconductor surface 21. The method of claim 20, wherein the first time is in a layer thereon including a field dielectric in a portion of range between 30 seconds and 90 seconds.

providing a semiconductor substrate;<br>
in the cover and polysilicon resistor body over the<br>
in implanting at least are depent into a resistor area of field dielectric;

the semiconductor substrate in a dopantum annealing the resistor body at a first temperature in a range first annealing the semiconductor substrate by heating for of unicolar and a bound term conductor substant by heating for  $\frac{1}{25}$  between 450° C. and 650° C. for a time in a range of a first time at a lower temperature in a range of  $\frac{1}{25}$  and  $\frac{1}{20}$  seconds to 90 seco a first time at a lower temperature in a range from  $450^\circ$ <br>C. to  $650^\circ$  C. for at least 20 seconds in a processing  $25$  30 seconds to 90 seconds, and then annealing the

\*