

US011171150B2

## (54) THREE-DIMENSIONAL MEMORY DEVICE (56) References Cited CONTAINING A CHANNEL CONNECTION STRAP AND METHOD FOR MAKING THE SAME

- (71) Applicant: **SANDISK TECHNOLOGIES LLC**, (Continued) (Continued)
- OTHER PUBLICATIONS ( 72 ) Inventors : Takashi Yuda , Yokkaichi ( JP ) ; Hiroyuki Kamiya , Yokkaichi ( JP )
- (73) Assignee: SANDISK TECHNOLOGIES LLC,<br>Addison, TX (US)
- $(*)$  Notice: Subject to any disclaimer, the term of this patent is extended or adjusted under 35 U.S.C. 154(b) by 47 days.
- $(21)$  Appl. No.: 16/295,206
- (22) Filed: Mar. 7, 2019

## (65) **Prior Publication Data**

US 2020/0286909 A1 Sep. 10, 2020

- (51) Int. Cl.<br>  $H0IL\ 27/11582$  (2017.01)<br>  $H0IL\ 27/1157$  (2017.01) H01L 27/1157 (Continued)
- 
- (52) U.S. Cl.<br>CPC .... H01L 27/11582 (2013.01); H01L 21/0262 (2013.01); **H01L 21/30608** (2013.01); **H01L** 23/5226 (2013.01); *H01L 27/1157* (2013.01);<br>*H01L 27/11565* (2013.01); *H01L 27/11573* (2013.01); **H01L 29/40117** (2019.08); H01L 27/11519 (2013.01); H01L 27/11524  $(2013.01);$

(Continued)

( 58 ) Field of Classification Search CPC HOTL 27/11575 See application file for complete search history.

# (12) United States Patent (10) Patent No.: US 11,171,150 B2<br>
Yuda et al. (45) Date of Patent: Nov. 9, 2021

## $(45)$  Date of Patent: Nov. 9, 2021

## U.S. PATENT DOCUMENTS

5,915,167 A 9,230,980 B2 6/1999 Leedy 1/2016 Rabkin et al .

Endoh, T. et al., "Novel Ultra High Density Flash Memory with a Stacked-Surrounding Gate Transistor (S-GT) Structured Cell," IEDM<br>Proc., pp. 33-36, (2001).

(Continued)

Primary Examiner - Moazzam Hossain

Assistant Examiner - Stanetta D Isaac (74) Attorney, Agent, or Firm - The Marbury Law<br>Group PLLC

## ( 57 ) ABSTRACT

A three-dimensional memory device includes an alternating<br>stack of insulating layers and electrically conductive layers<br>located over a substrate, a memory opening extending<br>through the alternating sack, and a memory openin opening fill structure includes a pedestal channel portion, a memory film overlying the pedestal channel portion, a vertical semiconductor channel located inside the memory opening of the memory film and contacting the pedestal<br>channel portion and the vertical semiconductor channel. The channel connection strap has a topmost surface located below a horizontal plane including a top surface of the vertical semiconductor channel . The channel connection strap portion may be formed by a selective semiconductor growth from physically exposed semiconductor surfaces, and may provide enhanced electrical connection between the pedestal channel portion and the vertical semiconductor channel. film, and a channel connection strap that extends through an

## 20 Claims, 25 Drawing Sheets



 $(51)$  Int. Cl.



 $(52)$  **U.S. Cl.** 

CPC ... HOIL 27/11526 (2013.01); HOIL 27/11556  $(2013.01)$ 

## ( 56 ) OTHER PUBLICATIONS References Cited





U.S. PATENT DOCUMENTS U.S. Appl. No. 15/951,916, filed Apr. 12, 2018, SanDisk Technologies LLC.

U.S. Appl. No. 16/021,899, filed Jun. 28, 2018, SanDisk Technologies LLC.























































10 The present disclosure relates generally to the field of<br>semiconductor devices, and in particular to a three-dimen-<br>sional memory device containing a channel connection strap  $\frac{10}{10}$ . 4A. The vertical plane A-A' is th

20 Three-dimensional vertical NAND strings having one bit  $^{13}$  to an embodiment of the present disclosure.<br>
per cell are disclosed in an article by T. Endoh et al., titled<br>  $^{13}$  to an embodiment of the present disclosure Novel Ultra High Density Memory With A Stacked-Sur-<br>tures and support pillar structures according to an embodirounding Gate Transistor (S-SGT) Structured Cell", IEDM<br>Proc. (2001) 33-36.<br>Proc. (2001) 33-36.<br>Proc. (2001) 33-36.<br>Proc. (2001) 33-36.

three-dimensional memory device is provided, which com-  $_{25}$  the plane of the schematic vertical cross-sectional view of prises: an alternating stack of insulating layers and electri- FIG. 7A. prises: an alternating stack of insulating layers and electri-<br>
FIG. 8 is a schematic vertical cross-sectional view of the<br>
FIG. 8 is a schematic vertical cross-sectional view of the cally conductive layers located over a substrate; a memory FIG. 8 is a schematic vertical cross-sectional view of the<br>example of the example of the opening extending through the alternating sack; and a exemplary structure after formation of backside recession moment are according to an embodiment of the present disclosure. memory opening fill structure located within the memory<br>opening, wherein the memory opening fill structure com-<br>opening, wherein the memory opening fill structure com-<br>prises a pedestal channel portion, a memory film overl and the vertical semiconductor channel and having a top-<br>most surface located below a horizontal plane including a ductive material from within the backside trench according most surface located below a horizontal plane including a ductive material from within the backside trench according<br>top surface of the vertical semiconductor channel.<br>to an embodiment of the present disclosure. nel located inside the memory film, and a channel connec-<br>tion strap that extends through an opening of the memory<br>exemplary structure at the processing step of FIG. 9D.

sure, a method of forming a three-dimensional memory 40 device is provided, which comprises: forming an alternating device is provided, which comprises: forming an alternating the plane of the schematic vertical cross-sectional view of stack of insulating layers and spacer material layers over a FIG. 11A. substrate, wherein the spacer material layers are formed as, FIG. 12A is a schematic vertical cross-sectional view of or are subsequently replaced with, electrically conductive the exemplary structure after formation of an layers; forming a memory opening extending through the 45 spacer and a backside contact structure according to an alternating sack; and forming a memory opening fill struc-<br>embodiment of the present disclosure. ture within the memory opening, wherein the memory<br>opening FIG. 12B is a magnified view of a region of the exemplary<br>opening fill structure comprises a pedestal channel portion,<br>a memory film overlying the pedestal channel vertical semiconductor channel located inside the memory <sup>50</sup> the exemplary structure after formation of additional contact film, and a channel connection strap that extends through an via structures according to an embodi opening of the memory film and electrically contacts the<br>
pedestal channel portion and the vertical semiconductor<br>
FIG. 13B is a top-down view of the exemplary structure<br>
channel and having a topmost surface located below channel and having a topmost surface located below a of FIG. 13A. The vertical plane A-A' is the plane of the horizontal plane including a top surface of the vertical 55 schematic vertical cross-sectional view of FIG. 13A. semiconductor channel. The vertical 55 semiconductor channel . FIG . 14A is a graph illustrating comparison of nucleation

FIG. 1 is a schematic vertical cross-sectional view of an 60 times for silicon on surfaces of silicon, silicon oxide, and exemplary structure after formation of at least one peripheral silicon nitride after HF preclean and device, and a semiconductor material layer according to an drying process.<br>
embodiment of the present disclosure.<br>
FIG. 2 is a schematic vertical cross-sectional view of the DETAILED DESCRIPTION<br>
exemplary structure after

exemplary structure after formation of an alternating stack of insulating layers and sacrificial material layers according As discussed above, the present disclosure is directed to to an embodiment of the present disclosure. The inter-dimensional memory devices including a channel

**THREE-DIMENSIONAL MEMORY DEVICE** FIG. 3 is a schematic vertical cross-sectional view of the **CONTAINING** A CHANNEL CONNECTION exemplary structure after formation of stepped terraces and CONTAINING A CHANNEL CONNECTION exemplary structure after formation of stepped terraces and **STRAP AND METHOD FOR MAKING THE** a retro-stepped dielectric material portion according to an **STAP AND FOR MAKING THE** a retro-stepped dielectric material portion according to an embodiment of the present disclosure.

 $5$  FIG. 4A is a schematic vertical cross-sectional view of the exemplary structure after formation of memory openings FIELD<br>and support openings according to an embodiment of the<br>present disclosure.

optional dielectric core, and a drain region therein according<br>to an embodiment of the present disclosure. sional memory device containing a channel connection strap  $\overline{P}$  cross-section for FIG. 4A.<br>
FIGS. 5A-5I are sequential schematic vertical cross-<br>
sectional views of a memory opening within the exemplary<br>
BACKGROUND<br>
BA

EVMMARY<br>
SUMMARY<br>
According to an embodiment of the present disclosure, a<br>
According to an embodiment of the present disclosure, a<br>
exemplary structure of FIG. 7A. The vertical plane A-A' is

According to another embodiment of the present disclo-<br>FIG. 11B is a partial see-through top-down view of the<br>re, a method of forming a three-dimensional memory 40 exemplary structure of FIG. 11A. The vertical plane A-A' i

times for silicon on surfaces of silicon, silicon oxide, and silicon nitride without any preclean.

BRIEF DESCRIPTION OF THE DRAWINGS silicon nitride without any preclean.<br>FIG. 14B is a graph illustrating comparison of nucleation FIG. 1 is a schematic vertical cross-sectional view of an 60 times for silicon on surfaces o

three-dimensional memory devices including a channel con-

aspects of which are described below. The embodiments of levels, as described in U.S. Pat. No. 5,915,167 titled "Three-<br>the disclosure may be used to form various structures dimensional Structure Memory." The substrates ma

The drawings are not drawn to scale. Multiple instances memory devices of the present disclosure include a mono-<br>of an element may be duplicated where a single instance of lithic three-dimensional NAND string memory device the element is illustrated, unless absence of duplication of 10 may be elements is expressly described or clearly indicated other-<br>herein. wise. Ordinals such as "first," " second," and " third" are used Generally, a semiconductor package (or a "package") merely to identify similar elements, and different ordinals refers to a unit semiconductor device that ma merely to identify similar elements, and different ordinals refers to a unit semiconductor device that may be attached may be used across the specification and the claims of the to a circuit board through a set of pins or may be used across the specification and the claims of the to a circuit board through a set of pins or solder balls. A instant disclosure. The same reference numerals refer to the 15 semiconductor package may include a sem same element or similar element. Unless otherwise indi-<br>
(or a "chip") or a plurality of semiconductor chips that are<br>
cated, elements having the same reference numerals are<br>
bonded throughout, for example, by flip-chip bo cated, elements having the same reference numerals are bonded throughout, for example, by flip-chip bonding or<br>presumed to have the same composition and the same another chip-to-chip bonding. A package or a chip may presumed to have the same composition and the same<br>function. Unless otherwise indicated, a "contact" between<br>elements a single semiconductor die (or a "die") or a plurality<br>elements refers to a direct contact between eleme may be located on the exterior side of a surface of the second of simultaneously executing as many external commands as element or on the interior side of the second element. As the total number of planes therein. Each die used herein, a first element is located "directly on" a second 25 element if there exist a physical contact between a surface of element if there exist a physical contact between a surface of executed in each plane within a same die, although there the first element and a surface of the second element. As may be some restrictions. In case a die is a used herein, a "prototype" structure or an "in-process" a die including memory elements, concurrent read opera-<br>structure refers to a transient structure that is subsequently tions, concurrent write operations, or concurre

over the entirety of an underlying or overlying structure, or memory block contains a number of pages, which are the may have an extent less than the extent of an underlying or 35 smallest units that may be selected for pr overlying structure. Further, a layer may be a region of a is also the smallest unit that may be selected to a read homogeneous or inhomogeneous continuous structure that operation. has a thickness less than the thickness of the continuous Referring to FIG. 1, an exemplary structure according to structure. For example, a layer may be located between any an embodiment of the present disclosure is illus pair of horizontal planes between, or at, a top surface and a 40 may be used, for example, to fabricate a device structure bottom surface of the continuous structure. A layer may containing vertical NAND memory devices. Th extend horizontally, vertically, and/or along a tapered sur-<br>face. A substrate may be a layer, may include one or more<br>semiconductor substrate. The substrate may include a subface. A substrate may be a layer, may include one or more semiconductor substrate. The substrate may include a sub-<br>layers therein, or may have one or more layer thereupon, strate semiconductor layer 9 and an optional semi

overlies or underlies the first surface and there exists a material (e.g., single crystal silicon wafer or layer), at least vertical plane or a substantially vertical plane that includes one III-V compound semiconductor ma vertical plane or a substantially vertical plane that includes one III-V compound semiconductor material, at least one the first surface and the second surface. A substantially so II-VI compound semiconductor material, at vertical plane is a plane that extends straight along a organic semiconductor material, or other semiconductor<br>direction that deviates from a vertical direction by an angle materials known in the art. The substrate may hav less than 5 degrees. A vertical plane or a substantially surface 7, which may be, for example, a topmost surface of vertical plane is straight along a vertical direction or a the substrate semiconductor layer 9. The major substantially vertical direction, and may, or may not, include 55 a curvature along a direction that is perpendicular to the a curvature along a direction that is perpendicular to the major surface 7 may be a single crystalline semiconductor

memory array in which multiple memory levels are formed material having electrical conductivity in the range from above a single substrate, such as a semiconductor wafer,  $\omega$  1.0×10<sup>-5</sup> S/m to 1.0×10<sup>5</sup> S/m. As used here with no intervening substrates. The term "monolithic" means that layers of each level of the array are directly means that layers of each level of the array are directly ductivity in the range from  $1.0 \times 10^{-5}$  S/m to  $1.0$  S/m in the deposited on the layers of each underlying level of the array. absence of electrical dopants ther deposited on the layers of each underlying level of the array. absence of electrical dopants therein, and is capable of In contrast, two dimensional arrays may be formed sepa-<br>producing a doped material having electrical c rately and then packaged together to form a non-monolithic 65 memory device. For example, non-monolithic stacked

 $3 \hspace{1.5cm} 4$ 

nection strap and methods of making thereof, the various on separate substrates and vertically stacking the memory aspects of which are described below. The embodiments of levels, as described in U.S. Pat. No. 5,915,167 ti including a multilevel memory structure, non-limiting thinned or removed from the memory levels before bonding, examples of which include semiconductor devices such as 5 but as the memory levels are initially formed over s lithic three-dimensional NAND string memory device, and may be fabricated using the various embodiments described

the total number of planes therein. Each die includes one or more planes. Identical concurrent operations may be nent therein.<br>As used herein, a "layer" refers to a material portion of memory blocks (or "blocks"), which are the smallest unit As used herein, a "layer" refers to a material portion of memory blocks (or "blocks"), which are the smallest unit including a region having a thickness. A layer may extend that may be erased by in a single erase operation that may be erased by in a single erase operation. Each memory block contains a number of pages, which are the

an embodiment of the present disclosure is illustrated, which may be used, for example, to fabricate a device structure layers therein, or may have one or more layer thereupon, strate semiconductor layer 9 and an optional semiconductor thereabove, and/or therebelow. 45 material layer 10. The substrate semiconductor layer 9 may thereabove, and/or therebelow.<br>As used herein, a first surface and a second surface are<br>"vertically coincident" with each other if the second surface<br>"vertically coincident" with each other if the second surface<br>"with each the substrate semiconductor layer 9. The major surface 7 may be a semiconductor surface. In one embodiment, the a :

A monolithic three-dimensional memory array is a<br>memory as As used herein, a "semiconducting material" refers to a<br>memory array in which multiple memory levels are formed<br>material having electrical conductivity in the rang  $1.0 \times 10^{-5}$  S/m to  $1.0 \times 10^{5}$  S/m. As used herein, a "semiconductor material" refers to a material having electrical conproducing a doped material having electrical conductivity in<br>a range from 1.0 S/m to  $1.0 \times 10^5$  S/m upon suitable doping memory device. For example, non-monolithic stacked with an electrical dopant. As used herein, an "electrical memories have been constructed by forming memory levels dopant" refers to a p-type dopant that adds a hole to a dopant" refers to a p-type dopant that adds a hole to a

that adds an electron to a conduction band within a band ited over the at least one semiconductor device, and may be structure. As used herein, a "conductive material" refers to subsequently planarized to form a planarizat structure. As used herein, a "conductive material" refers to subsequently planarized to form a planarization dielectric a material having electrical conductivity greater than  $1.0 \times 10^{-10}$  and the planarized to surface of a material having electrical conductivity greater than  $1.0 \times$  layer 770. In one embodiment the planarized top surface of  $10^5$  S/m. As used herein, an "insulator material" or a 5 the planarization dielectric layer 770 m "dielectric material" refers to a material having electrical<br>conductivity less than  $1.0 \times 10^{-5}$  S/m. As used herein, a<br>"heavily doped semiconductor material" refers to a semi-<br>conductor material that is doped with elect sufficiently high atomic concentration to become a conduc-  $10^{9}$  ductor layer 9. As used herein, a surface is "physically exposed" if the surface is in physical contact with vacuum, converted into a crystalline material through an anneal<br>process (for example, from an initial amorphous state), i.e.,<br>to have electrical conductivity greater than  $1.0 \times 10^5$  S/m. A<br>The optional semiconductor material la dependent contact that the property and the absolute of the substant of the substrate semicon-<br>emiconductor material or may be a semiconductor material ductor layer 9 prior to, or after, formation of the at least one that includes electrical dopants (i.e., p-type dopants and/or<br>n-type dopants) at a concentration that provides electrical talline semiconductor material, for example, by selective n-type dopants) at a concentration that provides electrical talline semiconductor material, for example, by selective conductivity in the range from  $1.0 \times 10^{-5}$  S/m to  $1.0 \times 10^{5}$  S/m. epitaxy. The deposited semicondu conductivity in the range from  $1.0 \times 10^{-5}$  S/m to  $1.0 \times 10^{5}$  S/m. epitaxy. The deposited semiconductor material may be the An "intrinsic semiconductor material" refers to a semicon- 20 same as, or may be different fr An "intrinsic semiconductor material" refers to a semicon- 20 same as, or may be different from, the semiconductor ductor material that is not doped with electrical dopants. material of the substrate semiconductor layer 9. Thus, a semiconductor material may be semiconducting or<br>
ited semiconductor material may be any material that may<br>
conductive, and may be an intrinsic semiconductor material<br>
or a doped semiconductor material. A doped semi material may be semiconducting or conductive depending 25 semiconductor material layer 10 may be in epitaxial alignon<br>on the atomic concentration of electrical dopants therein. As ment with the single crystalline structure on the atomic concentration of electrical dopants therein. As ment with the single crystalline structure of the substrate used herein, a "metallic material" refers to a conductive semiconductor layer 9. Portions of the dep used herein, a "metallic material" refers to a conductive semiconductor layer 9. Portions of the deposited semicon-<br>material including at least one metallic element therein. All ductor material located above the top surfac measurements for electrical conductivities are made at the ization dielectric layer 770 may be removed, for example, by standard condition.<br>30 chemical mechanical planarization (CMP). In this case, the

circuitry may be formed on a portion of the substrate is coplanar with the top surface of the planarization dielec-<br>semiconductor layer 9. The at least one semiconductor tric layer 770. device 700 may include, for example, field effect transistors. The region (i.e., area) of the at least one semiconductor For example, at least one shallow trench isolation structure 35 device 700 is herein referred to as a The example, at least one shanow tend in solation structure 35 device 700 is herein feleric to as a peripheral device region 720 may be formed by etching portions of the substrate and therein which a memory array is subseq electrode (752, 754), and a gate cap dielectric 758. The gate first material layers (which may be insulating layers 32) and electrode (752, 754) may include a stack of a first gate second material layers (which may be sacr electrode portion 752 and a second gate electrode portion 45 layer 42) may be formed over the top surface of the substrate 754. At least one gate spacer 756 may be formed around the  $(9, 10)$ . As used herein, a "material at least one gate structure (750, 752, 754, 758) by depositing including a material throughout the entirety thereof. As used<br>and anisotropically etching a dielectric liner. Active regions herein, an alternating plurality o 730 may be formed in upper portions of the substrate elements refers to a structure in which instances of the first semiconductor layer 9, for example, by introducing electri- 50 elements and instances of the second elemen cal dopants using the at least one gate structure  $(750, 752, 125)$  Each instance of the first elements that is not an end element  $(754, 758)$  as masking structures. Additional masks may be of the alternating plurality i 754, 758) as masking structures. Additional masks may be of the alternating plurality is adjoined by two instances of used as needed. The active region 730 may include source the second elements on both sides, and each ins used as needed. The active region 730 may include source the second elements on both sides, and each instance of the regions and drain regions of field effect transistors. A first second elements that is not an end element regions and drain regions of field effect transistors. A first second elements that is not an end element of the alternating dielectric liner 761 and a second dielectric liner 762 may be 55 plurality is adjoined by two ins silicon nitride layer, and/or a dielectric metal oxide layer. As elements may have the same thickness throughout, or may used herein, silicon oxide includes silicon dioxide as well as have different thicknesses. The altern non-stoichiometric silicon oxides having more or less than 60 material layers and second material layers may begin with two oxygen atoms for each silicon atoms. Silicon dioxide is an instance of the first material layers o two oxygen atoms for each silicon atoms. Silicon dioxide is an instance of the first material layers or with an instance of preferred. In an illustrative example, the first dielectric liner the second material layers, and preferred. In an illustrative example, the first dielectric liner the second material layers, and may end with an instance of  $761$  may be a silicon oxide layer, and the second dielectric the first material layers or with liner 762 may be a silicon nitride layer. The least one material layers. In one embodiment, an instance of the first semiconductor device for the peripheral circuitry may con-  $65$  elements and an instance of the second el tain a driver circuit for memory devices to be subsequently a unit that is repeated with periodicity within the alternating formed, which may include at least one NAND device. plurality. patterned to form at least one gate structure (750, 752, 754, 758), each of which may include a gate dielectric 750, a gate a

 $5$  6

valence band within a band structure, or an n-type dopant A dielectric material such as silicon oxide may be depos-<br>that adds an electron to a conduction band within a band ited over the at least one semiconductor device,

semiconductor material, or may be a semiconductor material ductor layer 9 prior to, or after, formation of the at least one standard condition.<br>
So chemical mechanical planarization (CMP). In this case, the semiconductor as the semiconductor material layer 10 may have a top surface that

second material layers (which may be sacrificial material layer 42) may be formed over the top surface of the substrate herein, an alternating plurality of first elements and second elements refers to a structure in which instances of the first the first material layers or with an instance of the second material layers. In one embodiment, an instance of the first

Each first material layer includes a first material, and each second material layer includes a second material that is first material layer may be an insulating layer 32, and each The thicknesses of the insulating layers 32 and the sac-<br>second material layer may be a sacrificial material layer. In  $\frac{1}{2}$  rificial material layers 42 may

alternating stack (32, 42) may include insulating layers 32<br>composed of the first material, and sacrificial material layers<br>42 composed of a second material different from that of<br>insulating layers and bottom gate electrod insulating layers 32. The first material of the insulating  $15^{2}$  as the select gate electrodes. In one embodiment, each sacrificial material aver  $\frac{1}{2}$  in the alternating stack  $(32, 42)$ layers 32 may be at least one insulating material. As such, each insulating layer 32 may be an insulating material layer. The may have a uniform thickness that is substantially in Insulating materials that may be used for the insulating within each respective sacrificial material l Insulation materials that may be used in the insulation of the insulation while the insulation is described using an including doped or undoped silicate glass), silicon nitride,  $20$  embodiment in which the spacer materia silicon oxynitride, organosilicate glass (OSG), spin-on ficial material layers 42 that are subsequently replaced with dielectric materials, dielectric metal oxides that are com-<br>dectrically conductive layers, embodiments a monly known as high dielectric constant (high-k) dielectric contemplated herein in which the sacrificial material layers oxides (e.g., aluminum oxide, hafnium oxide, etc.) and may be formed as electrically conductive layer ment, the first material of the insulating layers 32 may be  $\frac{1}{2}$  Optionally, an insulating cap layer 70 may be formed over silicon oxide.

first material of the insulating layers 32. As used herein, a ment, the insulating cap layer 70 may include a dielectric removal of a first material is "selective to" a second material material that may be used for the ins removal of a first material is "selective to" a second material material that may be used for the insulating layers 32 as<br>if the removal process removes the first material at a rate that described above. The insulating cap if the removal process removes the first material at a rate that described above. The insulating cap layer 70 may have a<br>is at least twice the rate of removal of the second material. greater thickness than each of the insu is at least twice the rate of removal of the second material. greater thickness than each of the insulating layers 32. The The ratio of the rate of removal of the first material to the 35 insulating cap layer 70 may be dep rate of removal of the second material is herein referred to chemical vapor deposition. In one embodiment, the insulat-<br>as a "selectivity" of the removal process for the first material ing cap layer 70 may be a silicon oxi

lating material, a semiconductor material, or a conductive 40 material. The second material of the sacrificial material material. The second material of the sacrificial material used herein, "stepped surfaces" refer to a set of surfaces that layers 42 may be subsequently replaced with electrically include at least two horizontal surfaces an layers 42 may be subsequently replaced with electrically include at least two horizontal surfaces and at least two conductive electrodes which may function, for example, as vertical surfaces such that each horizontal surfa conductive electrodes which may function, for example, as vertical surfaces such that each horizontal surface is control gate electrodes of a vertical NAND device. Non-<br>adjoined to a first vertical surface that extends upw limiting examples of the second material include silicon 45 nitride, an amorphous semiconductor material (such as nitride, an amorphous semiconductor material (such as second vertical surface that extends downward from a amorphous silicon), and a polycrystalline semiconductor second edge of the horizontal surface. A stepped cavity is amorphous silicon), and a polycrystalline semiconductor second edge of the horizontal surface. A stepped cavity is material (such as polysilicon). In one embodiment, the formed within the volume from which portions of the sacrificial material layers 42 may be spacer material layers alternating stack (32, 42) may be removed through forma-<br>that comprise silicon nitride or a semiconductor material 50 tion of the stepped surfaces. A "stepped ca that comprise silicon nitride or a semiconductor material 50 tion of the stepped surfaces. A including at least one of silicon and germanium.

In one embodiment, the insulating layers 32 may include<br>silicon oxide, and sacrificial material layers may include<br>silicon intride sacrificial material layers. The first material of the peripheral device region 200 contain silicon nitride sacrificial material layers. The first material of the peripheral device region 200 containing the at least one the insulating layers 32 may be deposited, for example, by 55 semiconductor device 700 for the chemical vapor deposition (CVD). For example, if silicon stepped cavity may have various stepped surfaces such that oxide is used for the insulating layers 32, tetraethyl ortho- the horizontal cross-sectional shape of the silicate (TEOS) may be used as the precursor material for the changes in steps as a function of the vertical distance from CVD process. The second material of the sacrificial material the top surface of the substrate  $(9,$ 

quently formed by replacement of the sacrificial material levels, and an etch process of a second type that laterally<br>layers 42 may function as electrically conductive electrodes, 65 expands the area to be vertically etche dimensional NAND string memory devices to be subse-<br>structure including alternating plurality is defined as the

Each first material layer includes a first material, and each quently formed. The sacrificial material layers 42 may second material layer includes a second material that is comprise a portion having a strip shape extendin

may have a uniform thickness that is substantially invariant second material layer may be a sacrificial material layer. In  $\frac{1}{2}$  in a range from 20 nm to<br>this case, the stack may include an alternating plurality of<br>insulating layers 32 and sacrificial material layers 42, and<br>co

silicon oxide.<br>The second material of the sacrificial material layers  $42$  is includes a dielectric material that is different from the The second material of the sacrificial material layers 42 is includes a dielectric material that is different from the a sacrificial material that may be removed selective to the 30 material of the sacrificial material lay

with respect to the second material.<br>The sacrificial material layers 42 may comprise an insu-<br>adjacent to the peripheral region 200 of the alternating stack adjacent to the peripheral region  $200$  of the alternating stack  $(32, 42)$ , which is herein referred to as a terrace region. As adjoined to a first vertical surface that extends upward from a first edge of the horizontal surface, and is adjoined to a

layers 42 may be formed, for example, CVD or atomic layer 60 the stepped cavity may be formed by repetitively performing<br>deposition (ALD).<br>The sacrificial material layers 42 may be suitably pat-<br>termed so that conductive m vertically increases the depth of a cavity by one or more

extend from a bottommost layer within the alternating stack Each sacrificial material layer 42 other than a topmost of the sacrificial material layers 42 located at drain select sacrificial material layer 42 within the alternating stack (32,<br>levels. The drain select level isolation sacrificial material layer 42 within the alternating stack  $(32,$  levels. The drain select level isolation structures 72 may be 42) laterally extends farther than any overlying sacrificial  $\frac{1}{2}$  formed, for example, b 42)<br>
and the alternating states and filling the drain select level isolation<br>
material layer 42 with the alternating stack (32, 42) in the<br>
surfaces of the alternating stack (32, 42) in the alternating stack<br>
surfaces of t

step may have the height of a single pair of an insulating  $15$  graphically patterned to form openings therein. The openvertical step has the height of a plurality of pairs of an impographic material stack may be transferred infough the<br>insulating layer 32 and a sacrificial material layer 42, and the 20 insulating cap layer 70 or the retrosacrificial material layer . In one embodiment, each vertical stepped dielectric material portion 65, and may be litho-<br>sacrificial material steps in one embodiment, each vertical strengthened to form openings therein. Th layer 32 and a sacrificial material layer 42. In another ings may include a first set of openings formed over the embodiment multiple "columns" of staircases may be memory array region 100 and a second set of openings embodiment, multiple "columns" of staircases may be memory array region 100 and a second set of openings formed along a first horizontal direction hd1 such that each formed over the staircase region 300. The pattern in the formed along a first horizontal direction hd1 such that each formed over the staircase region 300. The pattern in the vertical step has the height of a plurality of pairs of an lithographic material stack may be transferre number of columns may be at least the number of the rial portion 65, and through the alternating stack (32, 42) by plurality of pairs. Each column of staircase may be vertically at least one anisotropic etch that uses the material layers 42 has a physically exposed top surface in a<br>relating stack  $(32, 42)$  underlying the openings in the<br>respective column of staircases. In the illustrative example, 25 patterned lithographic material stack respective column of staircases. In the illustrative example, 25 two columns of staircases are formed for each block of two columns of staircases are formed for each block of memory openings 49 and support openings 19. As used memory stack structures to be subsequently formed such herein, a "memory opening" refers to a structure in which that one column of staircases provide physically exposed top surfaces for odd-numbered sacrificial material layers 42 (as surfaces for odd-numbered sacrificial material layers 42 (as subsequently formed. As used herein, a "support opening" counted from the bottom) and another column of staircases 30 refers to a structure in which a support st provide physically exposed top surfaces for even-numbered support pillar structure) that mechanically supports other<br>sacrificial material layers (as counted from the bottom). elements is subsequently formed. The memory ope sacrificial material layers (as counted from the bottom). Configurations using three, four, or more columns of stair-Configurations using three, four, or more columns of stair-<br>
cases with a respective set of vertical offsets from the entirety of the alternating stack  $(32, 42)$  in the memory array physically exposed surfaces of the sacrificial material layers 35 region 100. The support openings 19 are formed through the 42 may also be used. Each sacrificial material layer 42 may retro-stepped dielectric material por have a greater lateral extent, at least along one direction, of the alternating stack (32, 42) that underlie the stepped<br>than any overlying sacrificial material layers 42 such that surfaces in the staircase region 300.<br>eac layer 42 does not have an overhang. In one embodiment, the 40 the alternating stack  $(32, 42)$ . The support openings 19<br>vertical steps within each column of staircases may be extend through a subset of layers within the a horizontal direction hd2 that is perpendicular to the first may alternate to optimize etching of the first and second horizontal direction hd1. In one embodiment, the first hori- 45 materials in the alternating stack (32, zontal direction hd1 may be perpendicular to the boundary etch may be, for example, a series of reactive ion etches. The between the memory array region 100 and the staircase sidewalls of the memory openings 49 and the sup

insulating fill material portion) may be formed in the stepped 50 subsequently removed, for example, by ashing.<br>
cavity by deposition of a dielectric material therein. For The memory openings 49 and the support openings 19 deposited in the stepped cavity. Excess portions of the 42) to at least the horizontal plane including the topmost deposited dielectric material may be removed from above surface of the semiconductor material layer 10. In the diversion of the insulating cap layer 70, for example, 35 embounded. The amount and the semiconductor material<br>by chemical mechanical planarization (CMP). The remain-<br>ing portion of the deposited dielectric material fi refers to an element that has stepped surfaces and a hori- 60 after, removal of the lithographic material stack. In other zontal cross-sectional area that increases monotonically as a words, the recessed surfaces of the se zontal cross-sectional area that increases monotonically as a words, the recessed surfaces of the semiconductor material function of a vertical distance from a top surface of a layer 10 may be vertically offset from the un substrate on which the element is present. If silicon oxide is surfaces of the semiconductor material layer 10 by a recess used for the retro-stepped dielectric material portion 65, the depth. The recess depth may be, for used for the retro-stepped dielectric material portion 65, the depth. The recess depth may be, for example, in a range from silicon oxide of the retro-stepped dielectric material portion 65 1 nm to 50 nm, although lesser a **65** may, or may not, be doped with dopants such as B, P, may also be used. The overetch is optional, and may be and/or F. cavity by deposition of a dielectric material therein. For

relative position of a pair of a first material layer and a Optionally, drain select level isolation structures 72 may<br>second material layer within the structure.<br>Each sacrificial material layer 42 other than a topmost of

herein, a "memory opening" refers to a structure in which memory elements, such as a memory stack structure, may be

region 300.<br>A retro-stepped dielectric material portion 65 (i.e., an tapered. The patterned lithographic material stack may be

omitted. If the overetch is not performed, the bottom sur-

10

faces of the memory openings 49 and the support openings Referring to FIG. 5C, a continuous dielectric layer stack<br>19 may be coplanar with the topmost surface of the semi-<br>may include a blocking dielectric layer 52, a char

a Each of the memory openings 49 and the support open-<br>ings 19 may include a sidewall (or a plurality of sidewalls)  $\frac{1}{2}$ . The blocking dielectric layer 52 may include a single<br>that extends substantially perpendicular t face of the substrate. A two-dimensional array of memory material layers. In one embodiment, the blocking dielectric openings 49 may be formed in the memory array region 100. layer may include a dielectric metal oxide laye openings 49 may be formed in the memory array region 100. layer may include a dielectric metal oxide layer consisting A two-dimensional array of support openings 19 may be essentially of a dielectric metal oxide. As used h A two-dimensional array of support openings 19 may be essentially of a dielectric metal oxide. As used herein, a formed in the staircase region 300. The substrate semicon-  $10$  dielectric metal oxide refers to a dielectri formed in the staircase region 300. The substrate semicon-  $10$  dielectric metal oxide refers to a dielectric material that ductor layer 9 and the semiconductor material layer 10 includes at least one metallic element and collectively constitutes a substrate (9, 10), which may be a<br>semiconductor metal oxide may consist essentially of the at<br>semiconductor substrate. Alternatively, the semiconductor least one metallic element and oxygen, or m 49 and the support openings 19 may be extend to a top  $\overline{\phantom{a}}$  at least one non-metallic element such as nitrogen. In one surface of the substrate semiconductor layer 9.

opening 49, which is one of the memory openings 49 in the than 7.9, i.e., having a dielectric constant greater than the exemplary structure of FIGS. 4A and 4B. The same struc-  $_{20}$  dielectric constant of silicon nitride

rial layer 10. At this processing step, each support opening pulsed laser deposition (PLD), liquid source misted chemi-<br>19 may extend through the retro-stepped dielectric material cal deposition, or a combination thereof. and optionally through the upper portion of the semicon-<br>ductor material layer 10. The recess depth of the bottom be used. The dielectric metal oxide layer may subsequently surface of each memory opening with respect to the top function as a dielectric material portion that blocks leakage<br>surface of the semiconductor material layer 10 may be in a of stored electrical charges to control gate e range from 0 nm to 30 nm, although greater recess depths 35 may also be used. Optionally, the sacrificial material layers may also be used. Optionally, the sacrificial material layers minum oxide. In one embodiment, the blocking dielectric<br>42 may be laterally recessed partially to form lateral recesses layer 52 may include multiple dielectric

of each memory opening 49 and each support openings 19, as silicon oxide, silicon oxynitride, silicon nitride, or a<br>for example, by selective epitaxy. Each pedestal channel combination thereof. In one embodiment, the block portion 11 may comprises a single crystalline semiconductor dielectric layer 52 may include silicon oxide. In this case, the material in epitaxial alignment with the single crystalline dielectric semiconductor compound of 10. In one embodiment, the top surface of each pedestal method such as low pressure chemical vapor deposition, channel portion 11 may be formed above a horizontal plane atomic layer deposition, or a combination thereof. Th including the top surface of a bottommost sacrificial material thickness of the dielectric semiconductor compound may be layer 42. In this case, a source select gate electrode may be in a range from 1 nm to 20 nm, although subsequently formed by replacing the bottommost sacrificial 50 thicknesses may also be used. Alternatively, the blocking<br>material layer 42 with a conductive material layer. The dielectric layer 52 may be omitted, and a bac channel that extends between a source region to be subse-<br>quently formed in the substrate (9, 10) and a drain region to<br>be subsequently formed in an upper portion of the memory 55<br>opening 49. A memory cavity 49' is present emboaiment, the peast channel portion **II** may have a 60 hatively, the charge storage layer 54 may include a continu-<br>doping of the first conductivity type, which is the same as the course layer or patterned discrete porti portion 11 may be formed directly on the substrate semi- 65 recesses into sacrificial material layers 42. In one embodiconductor layer 9, which may have a doping of the first ment, the charge storage layer 54 includes a si conductivity type. The first ment of the first ment and the sacrificial material layers 42 pedestal channel portion 11 may be a portion of a transistor quently formed in the substrate  $(9, 10)$  and a drain region to

19 may be coplanar with the topmost surface of the semi-<br>conductor material layer 10.<br>layer 54, a tunneling dielectric layer 56 is formed in the nductor material layer 10.<br>
Each of the memory openings 49 and the support open-<br>
memory openings 49 and over the insulating cap layer 70.

material layer  $10$  may be omitted, and the memory openings  $_{15}$  essentially of the at least one metallic element, oxygen, and least one metallic element and oxygen, or may consist essentially of the at least one metallic element, oxygen, and rface of the substrate semiconductor layer 9. embodiment, the blocking dielectric layer 52 may include a FIGS. 5A-5H illustrate structural changes in a memory dielectric metal oxide having a dielectric constant greater

portion 65, a subset of layers in the alternating stack (32, 42), 30 the dielectric metal oxide layer may be in a range from 1 nm tural change occurs simultaneously in each of the other Non-limiting examples of dielectric metal oxides include memory openings 49 and in each of the support openings 19. aluminum oxide  $(A1<sub>2</sub>O<sub>3</sub>)$ , hafnium oxide Referring to FIG. 5A, a memory opening 49 in the oxide  $(LaO_2)$ , yttrium oxide  $(Y_2O_3)$ , tantalum oxide exemplary device structure of FIGS. 4A and 4B is illus-  $(Ta_2O_5)$ , silicates thereof, nitrogen-doped compounds trat cal deposition, or a combination thereof. The thickness of the dielectric metal oxide layer may be in a range from 1 nm

(not shown), for example, by an isotropic etch.<br>
Referring to FIG. 5B, a pedestal channel portion (e.g., an alternatively, or additionally, the blocking dielectric layer<br>
epitaxial pedestal) 11 may be formed at the bottom dielectric layer 52 may be omitted, and a backside blocking

> continuous layer or patterned discrete portions of a charge natively, the charge storage layer 54 may include a continuous layer or patterned discrete portions of a conductive

charge storage layer 54 is a single continuous layer, embodimay be laterally recessed with respect to the sidewalls of the s In one embodiment, the continuous semiconductor channel<br>insulating layers 32, and a combination of a deposition material layer 601L includes amorphous silico disclosure is described using an embodiment in which the 10 thickness of the continuous semiconductor channel material charge storage layer 54 is a single continuous layer, embodi-<br>layer 601L may be in a range from 2 nm to charge storage layer 54 is a single continuous layer, embodi-<br>ments are expressly contemplated herein in which the charge<br>storage layer 54 is replaced with a plurality of memory<br>storage layer 54 is replaced with a pluralit

The charge storage layer 54 may be formed as a single continuous semiconductor channel material layer 601L. The charge storage layer of homogeneous composition, or may cover dielectric material layer 607 includes a materia include a stack of multiple charge storage layers. The may protect vertical portions of the continuous semiconduc-<br>multiple charge storage layers, if used, may comprise a 20 tor channel material layer 601L during a subsequ plurality of spaced-apart floating gate material layers that<br>contain conductive materials (e.g., metal such as tungsten, selective to the material of the continuous semiconductor contain conductive materials (e.g., metal such as tungsten, selective to the material of the continuous semiconductor molybdenum, tantalum, titanium, platinum, ruthenium, and channel material layer 601L. In one embodiment, molybdenum, tantalum, titanium, platinum, ruthenium, and channel material layer 601L. In one embodiment, the cover alloys thereof, or a metal silicide such as tungsten silicide, dielectric material layer 607 may include si molybdenum silicide, tantalum silicide, titanium silicide, 25 silicon nitride, or silicon oxynitride. The thickness of the nickel silicide, cobalt silicide, or a combination thereof) cover dielectric material layer 607 may and/or semiconductor materials (e.g., polycrystalline or 3 nm to 20 nm, such as from 4 nm to 10 nm amorphous semiconductor material including at least one and greater thicknesses may also be used. elemental semiconductor element or at least one compound<br>semiconductor material). Alternatively, or additionally, the 30 performed to sequentially etch horizontal portions of the<br>charge storage layer 54 may comprise an ins charge storage layer 54 may comprise an insulating charge cover dielectric material layer 607, the continuous semicon-<br>trapping material, such as one or more silicon nitride seg-<br>ductor channel material layer 601L, the tun trapping material, such as one or more silicon nitride seg-<br>ments. Alternatively, the charge storage layer 54 may com-<br>layer 56, the charge storage layer 54, and the blocking prise conductive nanoparticles such as metal nanoparticles, dielectric layer 52. The horizontal portions of the cover<br>which may be, for example, ruthenium nanoparticles. The 35 dielectric material layer 607, the continuous charge storage layer 54 may be formed, for example, by channel material layer  $601L$ , and the continuous dielectric chemical vapor deposition (CVD), atomic layer deposition layer stack  $(52, 54, 56)$  that are located over (ALD), physical vapor deposition (PVD), or any suitable channel portions 11 and over the insulating cap layer 70. A deposition technique for storing electrical charges therein. top surface of a pedestal channel portion 11 The thickness of the charge storage layer 54 may be in a 40 cally exposed underneath an opening in the remaining range from 2 nm to 20 nm, although lesser and greater portions of the cover dielectric material layer 607, th range from 2 nm to 20 nm, although lesser and greater portions of the cover dielectric material layer 607, the

material through which charge tunneling may be performed bottom of each memory opening 49.<br>
under suitable electrical bias conditions. The charge tunnel- 45 Each remaining portion of the continuous dielectric layer<br>
ing ma Fowler-Nordheim tunneling induced charge transfer depending on the mode of operation of the monolithic depending on the mode of operation of the monolithic blocking dielectric layer 52, a charge storage layer 54, and three-dimensional NAND string memory device to be a charge storage layer 56. Each remaining portion of the formed. The tunneling dielectric layer 56 may include 50 silicon oxide, silicon nitride, silicon oxynitride, dielectric stitutes a semiconductor channel layer 601. Annular bottom<br>metal oxides (such as aluminum oxide and hafnium oxide), portions of a blocking dielectric layer 52, dielectric metal oxynitride, dielectric metal silicates, alloys layer 54, a charge storage layer 56, and a semiconductor thereof, and/or combinations thereof. In one embodiment, channel layer 601 located above a periphery thereor, and/or combinations thereor. In one embodiment, channel layer **ou** located above a periphery of a pedestat<br>the tunneling dielectric layer 56 may include a stack of a first 55 channel portion 11 in each memory open may include a silicon oxide layer that is substantially free of 56 comprises a respective tubular portion and a respective carbon or a silicon oxynitride layer that is substantially free 60 annular plate portion adjoined t may be in a range from 2 nm to 20 nm, although lesser and the charge storage layer 54 has a narrower opening than an greater thicknesses may also be used. a silicon oxide layer, a silicon oxynitride layer, and a second may include a silicon oxide layer that is substantially free of

is deposited over the tunneling dielectric layer 56. The 65 portion of the tunneling dielectric layer 56. Each remaining<br>continuous semiconductor channel material layer 601L portion of the cover dielectric material layer 6

and the insulating layers 32 may have vertically coincident elemental semiconductor material, at least one III-V com-<br>sidewalls, and the charge storage layer 54 may be formed as pound semiconductor material, at least one I single continuous layer.<br>
In another embodiment, the sacrificial material layers 42 material, or other semiconductor materials known in the art. the charge storage layer 54 as a plurality of memory material 601L may be formed by a conformal deposition method such portions that are vertically spaced apart. While the present as low pressure chemical vapor deposition

cover dielectric material layer 607 includes a material that may protect vertical portions of the continuous semiconduc-

thicknesses may also be used. continuous semiconductor channel material layer 601L, and<br>The tunneling dielectric layer 56 includes a dielectric the continuous dielectric layer stack (52, 54, 56) at the >

a charge storage layer 56. Each remaining portion of the continuous semiconductor channel material layer 601L coneater thicknesses may also be used.<br>A continuous semiconductor channel material layer 601L dielectric layer 52, and an opening through the annular plate memory openings 49 may have a tubular configuration. stitutes a semiconductor channel layer 601. Annular bottom Each remaining portion of a semiconductor channel layer<br>601 constitutes a vertical semiconductor channel 60 through turned on. A top surface of a pedestal channel portion 11, a  $\,$  s cylindrical sidewall of the pedestal channel portion 11, and device including the vertical semiconductor channel  $60$  is the etchant gas may include gaseous hydrogen chloride, and turned on. A top surface of a pedestal channel portion 11, a  $\,$  s the dopant gas, if present, may in cylindrical sidewall of the pedestal channel portion 11, and<br>a sidewall of an annular portion of a vertical semiconductor<br>dopant gas, if used, includes atoms of dopants of the first channel 60 may be physically exposed after the anisotropic conductivity type, which is the conductivity type of the etch process. A remaining vertical portion of the cover pedestal channel portions 11. If the first conduct dielectric material layer  $607$  covers an inner sidewall of the 10 vertical semiconductor channel  $60$ .

dielectric material layer  $\overline{607}$  may be applied in an isotropic type from the pedestal channel portions 11 during a subse-<br>etch process. For example, if the tunneling dielectric layer 15 quent anneal process may cause etch process. For example, if the tunneling dielectric layer 15 quent anneal process may cause the deposited semiconduc-<br>56 and the cover dielectric material layer 607 include silicon tor material to be doped with dopants oxide materials, physically exposed surfaces of the pedestal<br>channel portions 11, the semiconductor channel layers 601,<br>and the cover dielectric material layers 607 in the memory<br>the physically exposed semiconductor surfac openings 49 may be treated with an etchant including 20 estal channel portions 11 and the semiconductor channel<br>hydrofluoric acid (such as dilute hydrofluoric acid). The layers 601 without deposition of the semiconductor m duration of the isotropic etch process may be controlled to recess the annular bottom portion of the tunneling dielectric recess the annular bottom portion of the tunneling dielectric time difference between semiconductor surfaces dielectric<br>layer 56 and reduce the thickness of the cover dielectric surfaces. An "incubation time" refers to a t material layer 607, such that remaining portion of the cover 25 between the initiation of flow of a semiconductor precursor dielectric material layer 607 covers the vertical portion of gas and the onset of deposition of a opening. Inner tip regions of the annular bottom portion of gas. The incubation time is dependent on the composition each semiconductor channel layers 601 may laterally pro-<br>trude inward from a recessed sidewall of an unde

silylated surface in case the pedestal channel portions 11 and 35 silicon nitride, and silicon oxide that are not treated with any<br>the vertical semiconductor channel 60 include silicon. In one<br>enhodiment, the etchant inclu layer 607 and the tunneling dielectric layer 56 and provide<br>silver the treatment is not used prior to deposition of the<br>silver set and provide<br>silicon films. The incubation time for the silicon

selectively deposited on physically exposed semiconductor<br>surfaces while suppressing growth of the semiconductor<br>material from dielectric surfaces. In other words, the semi-<br>surfaces will suppressing growth of the semicond conductor material is deposited only on the physically of silicon, silicon nitride, and silicon oxide that are treated exposed surfaces of the pedestal channel portions 11 and the 50 with a dilute hydrofluoric acid preclea exposed surfaces of the pedestal channel portions 11 and the 50 with a dilute hydrofluoric acid preclean process and are vertical semiconductor channel 60, and does not grow from subsequently subjected to an amorphous sili the surfaces of the cover dielectric material layer 607. process using low pressure chemical vapor deposition. Spe-<br>Within each memory opening 49, a channel connection strap cifically, a dilute hydrogen fluoride treatment from the top surface of a pedestal channel portions 11, the 55 deposition of the amorphous silicon film. The incubation sidewall of the pedestal channel portion 11, and the sidewall time for the silicon surface is substant sidewall of the pedestal channel portion 11, and the sidewall of the annular portions of a vertical semiconductor channel of the annular portions of a vertical semiconductor channel by the state of the surface displays a<br> **60** without growth of the semiconductor material from the greater incubation time than the incubation time for an

may be formed by a low pressure chemical vapor deposition<br>having a deposition time that is shorter than a nucleation<br>time for the semiconductor material on the dielectric mate-<br>rial of the cover dielectric material layer 6 a semiconductor precursor gas and an optional dopant gas. pedestal channel portions 11 and the semiconductor channel

Each remaining portion of a semiconductor channel layer For example, if the channel connection strap 603 comprises 601 constitutes a vertical semiconductor channel 60 through silicon, such as amorphous silicon, then the se pedestal channel portions 11. If the first conductivity type is p-type, diborane may be used as the dopant gas. If the first rtical semiconductor channel 60.<br>Referring to FIG. 5E, an isotropic etchant that etches the may be used as the dopant gas. In case the dopant gas is not Referring to FIG. 5E, an isotropic etchant that etches the may be used as the dopant gas. In case the dopant gas is not materials of the tunneling dielectric layer 56 and the cover used, thermal diffusion of dopants of the

gas and the onset of deposition of a semiconductor material

Each physically exposed surface of the pedestal channel and the properties of the deposition surface is shown. FIG.<br>portions 11 and the vertical semiconductor channel 60 may 14A shows the thickness dependence on the deposi sity and surface surfaces. In case the blocking dielectric layer 52 40 amorphous sincon inns. The included includes silicon oxide, the blocking dielectric layer 52 may surface is substantially zero. The silicon nitride sur

drying process using isopropyl alcohol (IPA) is used prior to deposition of the amorphous silicon film. The incubation remaining vertical portions of the cover dielectric material untreated silicon nitride surface (i.e., without the preclean<br>layer 607.<br>In one embodiment, the channel connection strap 603 treated silicon oxide surface displa In one embodiment, the channel connection strap 603 treated silicon oxide surface displays a greater incubation may be formed by a low pressure chemical vapor deposition time than an untreated silicon oxide surface (i.e.,

layers 601 may be terminated before onset of deposition of single continuous structure that provides an electrically the semiconductor material on the cover dielectric material conductive path between an underlying pedesta

surfaces of the pedestal channel portions  $\overline{11}$  and the semi-<br>conductor channel layers 601, and may have a thickness in Referring to FIG. 5G, a dielectric core layer 62L may be semiconductor material of the channel connection straps 603 overlying vertical semiconductor channel 60. The channel<br>to maximize the incubation time for the cover dielectric connection strap 603 can have a topmost surface channel connection straps 603 may be in a range from 30% semiconductor channel layer 601. For example, the channel<br>to 100%, such as from 50% to 90%, of the incubation time 15 connection strap 603 can have a topmost surface to 100%, such as from 50% to 90%, of the incubation time 15 for the semiconductor material on the surfaces of the cover for the semiconductor material on the surfaces of the cover under a horizontal plane HP2 including a top surface of the dielectric material layer 607. For example, the deposition sacrificial material layer 42 that will be time for formation of the channel connection straps 603 may line in a subsequent step, such as a top surface of a second<br>be in a range from 1 second to 30 seconds, such as from 2 spacer material layer (which may be a secon seconds to 15 seconds, although lesser and greater deposi- 20 tion times may also be used. The channel connection straps 603 may grow isotropically from the physically exposed spacer material surfaces of the pedestal channel portions 11 and the semi-<br>layers 42). a range from 2 nm to 30 nm, such as from 5 nm to 15 nm, 25 deposited in the memory cavity 49' to fill any remaining<br>although lesser and greater thicknesses may also be used. portion of the memory cavity 49' within each mem an overlying vertical semiconductor channel 60 within each 30 formal deposition method such as low pressure chemical memory opening 49.

memory opening 49.<br>
Referring back to FIG. 5F, an alternative embodiment<br>
method may be used to form the channel connection straps<br>
method may be used to form the channel connection straps<br>
603. Specifically, a selective s tion process, a semiconductor precursor gas and an etchant from above the top surface of the insulating cap layer 70.<br>
are simultaneously or alternately flowed into a process The material of the dielectric core layer 62L a chamber containing the exemplary structure. Specifically, a dielectric material layers 607 may be further recessed below semiconductor precursor gas, an etchant, and an optional 40 the horizontal plane including the top su dopant gas may be flowed concurrently into a process lating cap layer 70 such that the recessed top surfaces of chamber including the exemplary structure during the selec-<br>
remaining portions of the dielectric core layer 6 chamber including the exemplary structure during the selec-<br>tive semiconductor deposition process. For example, the formed between the horizontal plane including the top semiconductor precursor gas may include silane, disilane, or surface of the insulating cap layer 70 and the horizontal dichlorosilane, the etchant gas may include gaseous hydro- 45 plane including the bottom surface of the gen chloride, and the dopant gas may include a hydride of layer 70. Each remaining portion of the dielectric core layer a dopant atom such as phosphine, arsine, stibine, or dibo-<br>62L constitutes a dielectric core 62. rane. The dopant gas, if used, includes atoms of dopants of<br>the first conductivity type, which is the conductivity type of<br>the first conductivity type, which is the conductivity type of<br>the pedestal channel portions 11. If first conductivity type is n-type, phosphine, arsine, or stibine may be used as the dopant gas. In case the dopant gas is not used, thermal diffusion of dopants of the first conductivity dielectric layer 56 collectively constitute a memory film 50, type from the pedestal channel portions 11 during a subse- 55 which may store electrical charges wi cess may be used in lieu of a low pressure chemical vapor 35

from physically exposed semiconductor surfaces, i.e., from hours.<br>the surfaces of the pedestal channel portions 11 and the Referring to FIG. 5I, drain regions 63 may be formed by<br>semiconductor channel layers 601. The durat selective semiconductor deposition process may be selected recessed region above the dielectric cores 62. The drain such that a channel connection strap 603 is formed as a regions 63 may have a doping of a second conductiv

straps 603 may have a thickness in a range from 2 nm to 50 dielectric material layer 607. For example, the deposition sacrificial material layer 42 that will be replaced with a word layers 607. In other words, the deposition time for the portion 11 and an overlying vertical semiconductor channel semiconductor material of the channel connection straps 603 60 within each memory opening 49. The channel c  $60$  within each memory opening 49. The channel connection may be less than the incubation time for the semiconductor 5 straps 603 may have a thickness in a range from 2 nm to 50 material on the surfaces of the cover dielectric material nm, such as from 5 nm to 30 nm, although les must as for the surface of the surfaces of the surfaces of the surfaces of the surfaces of the cover dielectric material layer iill structure 58, a channel connection strap 603 extends in one embodiment, the cover dielectr 607 includes silicon oxide, and a preclean using dilute through an opening of a memory film 50 and electrically hydrofluoric acid is performed prior to deposition of the 10 contacts an underlying pedestal channel portion 1 to maximize the incubation time for the cover dielectric connection strap 603 can have a topmost surface located material layer 607. The deposition time for formation of the under a horizontal plane HP1 including a top sur spacer material layer (which may be a second sacrificial material layer  $42$ ) as counted from bottom among the alternating stack  $(32, 42)$  of the insulating layers 32 and the spacer material layers (which may be the sacrificial material

opening 49. The dielectric core layer 62L includes a dielec-

tor material to be doped with dopants of the first conduc-<br>tivity type. The etchant may include, for example, gas phase<br>hydrogen chloride.<br>hydrogen chloride.<br>In selective semiconductor deposition process grows a 60 a macro dielectric layer 52, a charge storage layer 54, and a tunneling

regions 63 may have a doping of a second conductivity type

that is the opposite of the first conductivity type. For layer 73, the alternating stack (32, 42) and/or the retro-<br>example, if the first conductivity type is p-type, the second<br>conductivity type is n-type, and vice versa. concentration in the drain regions 63 may be in a range from from the top surface of the contact level dielectric layer 73  $5.0 \times 10^{19}/\text{cm}^3$  to  $2.0 \times 10^{21}/\text{cm}^3$ , although lesser and greater 5 at least to the top dopant concentrations may also be used. The doped semi-<br>conductor material may be, for example, doped polysilicon. the staircase region 300. Excess portions of the deposited semiconductor material In one embodiment, the backside trenches 79 may later-<br>may be removed from above the top surface of the insulating ally extend along a first horizontal direction hd1 cap layer 70, for example, by chemical mechanical planar-  $10$  ization (CMP) or a recess etch to form the drain regions  $63$ .

region 63 within a memory opening 49. Each support between a neighboring pair of a backside trench 79 and a pedestal channel portion 11, a channel connection strap 603, semiconductor channel 60 within a memory opening 49 may be arranged in rows that extend along the first horiconstitutes a memory stack structure 55. The memory stack zontal direction hd1. The drain select level isolation s structure 55 may be a combination of a semiconductor 15 channel, a tunneling dielectric layer, a plurality of memory channel, a tunneling dielectric layer, a plurality of memory direction hd1. Each backside trench 79 may have a uniform elements comprises portions of the charge storage layer 54, width that is invariant along the lengthwis and an optional blocking dielectric layer 52. Each combi-<br>nation of material portions that fill a memory opening 49<br>constitutes a memory opening fill structure 58. Each 20 cross-sectional profile along vertical planes that constitutes a memory opening fill structure  $58$ . Each 20 memory opening fill structure  $58$  comprises a pedestal memory opening fill structure 58 comprises a pedestal dicular to the first horizontal direction hd1 that is invariant channel portion 11, a channel connection strap 603, a with translation along the first horizontal direct memory stack structure 55, a dielectric core 62, and a drain Multiple rows of memory stack structures 55 may be located region 63 within a memory opening 49. Each support between a neighboring pair of a backside trench 79 opening 19 is filled with a respective combination of a 25 drain select level isolation structure 72, or between a neigh-<br>pedestal channel portion 11, a channel connection strap 603, boring pair of drain select level isola a memory stack structure 55, a dielectric core 62, and a drain one embodiment, the backside trenches 79 may include a region 63, which is herein referred to as a support pillar source contact opening in which a source cont region 63, which is herein referred to as a support pillar source contact opening in which a source contact via structure.

structure.<br>
Referring to FIG. 6, the exemplary structure is illustrated 30 be removed, for example, by ashing.<br>
The photoresist layer may<br>
Referring to FIGS. 8 and 9A, an etchant that selectively<br>
support pillar structure memory opening fill structure 58 may be formed within each 32 may be introduced into the backside trenches 79, for<br>memory opening 49 of the structure of FIGS. 4A and 4B. An 35 example, using an etch process. FIG. 9A illust instance of the support pillar structure 20 may be formed in each region of the exemplary structure of FIG. 8. Backside within each support opening 19 of the structure of FIGS. 4A recesses 43 are formed in volumes from whi within each support opening 19 of the structure of FIGS. 4A recesses 43 are formed in volumes from which the sacrificial and 4B.

film 50 may comprise a tunneling dielectric layer 56 later-<br>ally surrounding the vertical semiconductor channel 60, a<br>vertical stack of charge storage regions (comprises a charge<br>stack of charge storage regions (comprises tric layer 56, and an optional blocking dielectric layer 52. 45 While the present disclosure is described using the illustrated configuration for the memory stack structure, the material portion 65 may methods of the present disclosure may be applied to alter-<br>dielectric metal oxides. native memory stack structures including different layer The etch process that removes the second material selectric stacks or structures for the memory film 50 and/or for the 50 tive to the first material and the outermos stacks or structures for the memory film  $50$  and/or for the 50 vertical semiconductor channel  $60$ .

layer 73 may be formed over the alternating stack  $(32, 42)$  the etchant is introduced in a vapor phase into the backside of insulating layer 32 and sacrificial material layers 42, and trenches 79. For example, if the sac of insulating layer 32 and sacrificial material layers 42, and trenches 79. For example, if the sacrificial material layers 42 over the memory stack structures 55 and the support pillar 55 include silicon nitride, the etch over the memory stack structures 55 and the support pillar 55 include silicon nitride, the etch process may be a wet etch structures 20. The contact level dielectric layer 73 includes process in which the exemplary structu structures 20. The contact level dielectric layer 73 includes process in which the exemplary structure is immersed within a dielectric material that is different from the dielectric a wet etch tank including phosphoric aci a dielectric material that is different from the dielectric a wet etch tank including phosphoric acid, which etches material of the sacrificial material layers 42. For example, silicon nitride selective to silicon oxide, s material of the sacrificial material layers 42. For example, silicon nitride selective to silicon oxide, silicon, and various the contact level dielectric layer 73 may include silicon other materials used in the art. The s the contact level dielectric layer 73 may include silicon other materials used in the art. The support pillar structure oxide. The contact level dielectric layer 73 may have a  $60\,20$ , the retro-stepped dielectric materi thickness in a range from 50 nm to 500 nm, although lesser memory stack structures 55 provide structural support while<br>and greater thicknesses may also be used. the backside recesses 43 are present within volumes previ-

A photoresist layer (not shown) may be applied over the ously occupied by the sacrificial material layers 42.<br>
contact level dielectric layer 73, and may be lithographically Each backside recess 43 may be a laterally exten memory stack structures 55. The pattern in the photoresist vertical extent of the cavity. In other words, the lateral layer may be transferred through the contact level dielectric dimension of each backside recess 43 may b

layer 73, the alternating stack (32, 42) and/or the retro-

ally extend along a first horizontal direction hd1 and may be laterally spaced apart from one another along a second ization (CMP) or a recess etch to form the drain regions 63. horizontal direction hd2 that is perpendicular to the first<br>Each combination of a memory film 50 and a vertical horizontal direction hd1. The memory stack struct Each combination of a memory film 50 and a vertical horizontal direction hd1. The memory stack structures 55 semiconductor channel 60 within a memory opening 49 may be arranged in rows that extend along the first horizontal direction hd1. The drain select level isolation structures 72 may laterally extend along the first horizontal

d 4B.<br>Each memory stack structure 55 includes a vertical semi-<br>Each memory stack structure 55 includes a vertical semi-<br>second material of the sacrificial material layers 42 may be Each memory stack structure 55 includes a vertical semi-<br>conductor channel 60 and a memory film 50. The memory 40 selective to the first material of the insulating layers 32, the memory films 50. In one embodiment, the sacrificial mate-<br>rial layers 42 may include silicon nitride, and the materials of the insulating layers 32 and the retro-stepped dielectric material portion 65 may be selected from silicon oxide and

rtical semiconductor channel 60.<br>Referring to FIGS. 7A and 7B, a contact level dielectric solution, or may be a gas phase (dry) etch process in which Referring to FIGS. 7A and 7B, a contact level dielectric solution, or may be a gas phase (dry) etch process in which layer 73 may be formed over the alternating stack (32, 42) the etchant is introduced in a vapor phase int

dimension of each backside recess 43 may be greater than

second material of the sacrificial material layers 42 is dielectric layer 44 is formed, formation of the tubular removed. The memory openings in which the memory stack dielectric spacers 116 and the planar dielectric porti removed. The memory openings in which the memory stack dielectric spacers 116 and the planar dielectric portion 616 structures 55 may be formed are herein referred to as front 5 prior to formation of the backside blocking side openings or front side cavities in contrast with the **44** is optional. In one embodiment, the backside blocking<br>backside recesses 43. In one embodiment, the memory array dielectric layer 44 may be formed by a conforma sional NAND strings having a plurality of device levels side blocking dielectric layer 44 may consist essentially of disposed above the substrate (9, 10). In this case, each 10 aluminum oxide. The thickness of the backside backside recess 43 may define a space for receiving a dielectric layer 44 may be in a range from 1 nm to 15 nm, respective word line of the array of monolithic three-<br>such as 2 to 6 nm, although lesser and greater thicknes

ment, each backside recess 43 may have a uniform height surface of an underlying insulating layer 32 and a bottom

nel portions 11 and the semiconductor material layer 10 may layer. The backside blocking dielectric layer 44 may be be converted into dielectric material portions by thermal deposited by a conformal deposition method such be converted into dielectric material portions by thermal deposited by a conformal deposition method such as chemi-<br>conversion and/or plasma conversion of the semiconductor cal vapor deposition or atomic layer deposition. materials to dielectric materials. For example, thermal con- 25 version and/or plasma conversion may be used to convert a version and/or plasma conversion may be used to convert a of the backside trenches 79, horizontal surfaces and sidesurface portion of each pedestal channel portion 11 into a walls of the insulating layers 32, the portions surface portion of each pedestal channel portion 11 into a walls of the insulating layers 32, the portions of the sidewall tubular dielectric spacer 116, and to convert each physically surfaces of the memory stack structur exposed surface portion of the semiconductor material layer cally exposed to the backside recesses 43, and a top surface<br>10 into a planar dielectric portion 616. In one embodiment, 30 of the planar dielectric portion 616. each tubular dielectric spacer 116 may be topologically present within the portion of each backside trench 79 that is homeomorphic to a torus, i.e., generally ring-shaped. As not filled with the backside blocking dielectri used herein, an element is topologically homeomorphic to a<br>torus if the shape of the element may be continuously<br>deposited in the backside recesses 43. The metallic barrier stretched without destroying a hole or forming a new hole 35 into the shape of a torus. The tubular dielectric spacers 116 into the shape of a torus. The tubular dielectric spacers 116 rial that may function as a diffusion barrier layer and/or include a dielectric material that includes the same semi-<br>adhesion promotion layer for a metallic fi include a dielectric material that includes the same semi-<br>conductor and a subsequently deposited. The metallic barrier layer 46A may<br>conductor element as the pedestal channel portions 11 and<br>subsequently deposited. The me additionally includes at least one non-metallic element such include a conductive metallic nitride material such as TiN, as oxygen and/or nitrogen such that the material of the 40 TaN, WN, or a stack thereof, or may includ tubular dielectric spacers 116 is a dielectric material. In one metallic carbide material such as TiC, TaC, WC, or a stack embodiment, the tubular dielectric spacers 116 may include thereof. In one embodiment, the metallic barrier layer 46A a dielectric oxide, a dielectric intride, or a dielectric oxyni-<br>may be deposited by a conformal deposit a dielectric oxide, a dielectric nitride, or a dielectric oxyni-<br>tride of the semiconductor material of the pedestal channel<br>channel the pedicid vapor deposition (CVD) or atomic layer deposition portions 11. Likewise, each planar dielectric portion 616 45 (ALD). The thickness of the metallic barrier layer 46A may<br>includes a dielectric material that includes the same semi-<br>conductor element as the semiconductor mat additionally includes at least one non-metallic element such one embodiment, the metallic barrier layer 46A may consist as oxygen and/or nitrogen such that the material of the essentially of a conductive metal nitride such planar dielectric portions 616 is a dielectric material. In one 50 Referring to FIGS. 9D and 10, a metal fill material may embodiment, the planar dielectric portions 616 may include be deposited in the plurality of backsid a dielectric oxide, a dielectric nitride, or a dielectric oxyni-<br>tride of the semiconductor material of the semiconductor<br>the top surface of the contact level dielectric layer 73 to form

tric layer 44, if present, comprises a dielectric material that atomic layer deposition (ALD), electroless plating, electro-<br>functions as a control gate dielectric for the control gates to plating, or a combination thereof functions as a control gate dielectric for the control gates to plating, or a combination thereof. In one embodiment, the be subsequently formed in the backside recesses 43. In case metallic fill material layer 46B may con the blocking dielectric layer 52 is present within each 60 least one elemental metal. The at least one elemental metal memory opening, the backside blocking dielectric layer 44 of the metallic fill material layer 46B may b is optional. In case the blocking dielectric layer 52 is example, from tungsten, cobalt, ruthenium, titanium, and omitted, the backside blocking dielectric layer 44 is present. tantalum. In one embodiment, the metallic fil

trench 79. The backside blocking dielectric layer 44 may be<br>formed directly on horizontal surfaces of the insulating  $WF_6$ . In one embodiment, the metallic fill material layer 46B

the height of the backside recess 43. A plurality of backside layers 32 and sidewalls of the memory stack structures 55 recesses 43 may be formed in the volumes from which the within the backside recesses 43. If the backsi

layer 44 may be a dielectric metal oxide such as aluminum ment, a dielectric oxide of a combination of aluminum, at side blocking dielectric layer 44 may include a silicon oxide 10 into a planar dielectric portion 616. In one embodiment, 30 of the planar dielectric portion 616. A backside cavity 79' is Each of the plurality of backside recesses 43 may extend<br>substantially parallel to the top surface of the substrate (9, 15 layer 44 may be a dielectric metal oxide such as aluminum<br>10). A backside recess 43 may be vertical oxide, a dielectric oxide of at least one transition metal element, a dielectric oxide of at least one Lanthanide elesurface of an overlying insulating layer 32. In one embodi-<br>ment, a dielectric oxide of a combination of aluminum, at<br>ment, each backside recess 43 may have a uniform height<br>least one transition metal element, and/or at le throughout. 20 Lanthanide element. Alternatively, or additionally, the back-<br>Physically exposed surface portions of the pedestal chan-<br>nel pocking dielectric layer 44 may include a silicon oxide<br>nel portions 11 and the sem cal vapor deposition or atomic layer deposition. The back-<br>side blocking dielectric layer 44 is formed on the sidewalls

> deposited in the backside recesses 43. The metallic barrier layer 46A includes an electrically conductive metallic mateessentially of a conductive metal nitride such as TiN.

tride of the semiconductor material of the semiconductor the top surface of the contact level dielectric layer 73 to form material layer 10. Referring to FIG. 9B, a backside blocking dielectric layer 55 may be deposited by a conformal deposition method, which 44 may be optionally formed. The backside blocking dielec- may be, for example, chemical vapor depositi metallic fill material layer 46B may consist essentially of at least one elemental metal. The at least one elemental metal The backside blocking dielectric layer 44 may be formed 46B may consist essentially of a single elemental metal. In in the backside recesses 43 and on a sidewall of the backside 65 one embodiment, the metallic fill materia  $WF<sub>6</sub>$ . In one embodiment, the metallic fill material layer 46B

may be a tungsten layer including a residual level of fluorine tion process. Exemplary conformal deposition processes atoms as impurities. The metallic fill material layer 46B is include, but are not limited to, chemical v

over the contact level dielectric layer 73. Each electrically may be in a range from 1.5 nm to 60 nm, although lesser and conductive layer 46 includes a portion of the metallic barrier greater thicknesses may also be used. layer 46A and a portion of the metallic fill material layer 46B<br>that are located between a vertically neighboring pair of insulating material layer may be formed directly on surfaces<br>dielectric material layers such as a pa 32. The continuous electrically conductive material layer the sidewalls of the electrically conductive layers 46. If a 46L includes a continuous portion of the metallic barrier backside blocking dielectric layer 44 is not 46L includes a continuous portion of the metallic barrier backside blocking dielectric layer 44 is not used, the insulayer 46A and a continuous portion of the metallic fill lating material layer may be formed directly on s layer 46A and a continuous portion of the metallic fill lating material layer may be formed directly on sidewalls of material layer 46B that are located in the backside trenches the insulating layers 32 and directly on sid material layer 46B that are located in the backside trenches the insulating layers 32 and directly on sidewalls of the 79 or above the contact level dielectric layer 73.

Each sacrificial material layer 42 may be replaced with an An anisotropic etch is performed to remove horizontal electrically conductive layer 46. A backside cavity 79' is portions of the insulating material layer from abo present in the portion of each backside trench 79 that is not<br>filled with the backside blocking dielectric layer 44 and the backside trench 79. Each remaining portion of the insulating continuous electrically conductive material layer 46L. A 25 material layer constitutes an insulating spacer 74. A backside tubular dielectric spacer 116 laterally surrounds a pedestal cavity 79' is present within a volume channel portion 11. A bottommost electrically conductive insulating spacer 74. A top surface of the semiconductor layer 46 laterally surrounds each tubular dielectric spacer material layer 10 may be physically exposed at t layer 46 laterally surrounds each tubular dielectric spacer material layer 10 may be physically exposed at the bottom 116 upon formation of the electrically conductive layers 46. of each backside trench 79.

Referring to FIG. 11, the deposited metallic material of 30 A source region 61 may be formed at a surface portion of the continuous electrically conductive material layer 46 L the semiconductor material layer 10 under each the continuous electrically conductive material layer 46L the semiconductor material layer 10 under each backside may be etched back from the sidewalls of each backside cavity 79' by implantation of electrical dopants into trench 79 and from above the contact level dielectric layer cally exposed surface portions of the semiconductor material 73, for example, by an isotropic wet etch, an anisotropic dry layer 10. Each source region 61 is form 73, for example, by an isotropic wet etch, an anisotropic dry layer  $10$ . Each source region 61 is formed in a surface etch, or a combination thereof. Each remaining portion of 35 portion of the substrate  $(9, 10)$  that u the deposited metallic material in the backside recesses 43 opening through the insulating spacer 74. Due to the straggle constitutes an electrically conductive layer 46. Each electrical metally conductive layer 46 may be structure. Thus, the sacrificial material layers 42 may be during a subsequent activation anneal process, each source replaced with the electrically conductive layers 46. 40 region 61 may have a lateral extent greater than

Each electrically conductive layer 46 may function as a extent of the opening through the insulating spacer 74.<br>
combination of a plurality of control gate electrodes located An upper portion of the semiconductor material i.e., electrically shorting, the plurality of control gate election of pedestal channel portions 11 constitutes a horizontal trodes located at the same level. The plurality of control gate 45 semiconductor channel 59 for a trodes located at the same level. The plurality of control gate 45 electrodes within each electrically conductive layer 46 are electrodes within each electrically conductive layer 46 are transistors. The horizontal semiconductor channel 59 is the control gate electrodes for the vertical memory devices connected to multiple vertical semiconductor c including the memory stack structures 55. In other words, through respective pedestal channel portions 11. The hori-<br>each electrically conductive layer 46 may be a word line that zontal semiconductor channel 59 contacts th functions as a common control gate electrode for the plu- 50 61 and the plurality of pedestal channel portions 11. A rality of vertical memory devices.<br>bottommost electrically conductive layer 46 provided upon at a same level and a word line electrically interconnecting,

trically conductive material layer  $46L$  may be selective to alternating stack  $(32, 46)$  may comprise a select gate elective material of the backside blocking dielectric layer  $44$ . In trode for the field effect transist the material of the backside blocking dielectric layer 44. In trode for the field effect transistors. Each source region 61 is this case, a horizontal portion of the backside blocking 55 formed in an upper portion of the s dielectric layer 44 may be present at the bottom of each conductor channels (59, 11, 603, 60) extend between each backside trench 79. In another embodiment, the removal of source region 61 and a respective set of drain reg backside trench 79. In another emboddment, the removal of source region **of** and a respective set of drain regions **os**.<br>the continuous electrically conductive material layer 46L The semiconductor channels (59, 11, 603, 60 may not be selective to the material of the backside blocking vertical semiconductor channels 60 of the memory stack dielectric layer 44 or, the backside blocking dielectric layer 60 structures 55. 44 may not be used. The planar dielectric portions 616 may A backside contact via structure 76 may be formed within be removed during removal of the continuous electrically each backside cavity 79'. Each contact via struct conductive material layer 46L. A backside cavity 79' is fill a respective backside cavity 79'. The contact via struc-<br>present within each backside trench 79.

the contact level dielectric layer 73 by a conformal deposi-<br>the at least one conductive material may include a conduc-

structures **S** by the metallic barrier layer 40A, which is a<br>metallic barrier layer that blocks diffusion of fluorine atoms 5 intride, a dielectric metal oxide, an organosilicate glass, or a<br>therethrough.<br>A plurality of el

replaced with the electrically conductive layers **46**.  $\frac{40 \text{ region of 1}}{40 \text{ region of 1}}$  may have a lateral extent greater than the lateral

In one embodiment, the removal of the continuous electrical formation of the electrically conductive layers 46 within the trically conductive material layer 46L may be selective to alternating stack  $(32, 46)$  may compris

tures 76 may be formed by depositing at least one conductive material in the remaining unfilled volume (i.e., the Referring to FIGS. 12A and 12B, an insulating material 65 tive material in the remaining unfilled volume (i.e., the layer may be formed in the backside trenches 79 and over backside cavity 79') of the backside trench 79. F

material portion 76B may include a metal or a metallic alloy. tive liner 76A and a conductive fill material portion 76B. The memory opening fill structure 58 located within the memory conductive liner 76A may include a conductive metallic opening 49, wherein the memory opening fill s liner such as TiN, TaN, WN, TiC, TaC, WC, an alloy thereof, comprises a pedestal channel portion 11, a memory film 50 or a stack thereof. The thickness of the conductive liner 76A overlying the pedestal channel portion 11, or a stack thereof. The thickness of the conductive liner 76A overlying the pedestal channel portion 11, a vertical semi-<br>may be in a range from 3 nm to 30 nm, although lesser and 5 conductor channel 60 located inside the greater thicknesses may also be used. The conductive fill and a channel connection strap 603 that extends through an material portion 76B may include a metal or a metallic alloy. The memory film 50 and contacting the pedes

using the contact level dielectric layer 73 overlying the in FIG. 12B.<br>alternating stack (32, 46) as a stopping layer. If chemical in one embodiment, the channel connection strap 603<br>mechanical planarization (CMP) process level dielectric layer 73 may be used as a CMP stopping 15 the pedestal channel portion 11 and from the vertical semi-<br>layer. Each remaining continuous portion of the at least one conductor channel 60, for example, by a di conductive material in the backside trenches 79 constitutes concentration of dopants of the first conductivity type a backside contact via structure 76.

alternating stack  $(32, 46)$ , and contacts a top surface of the 20 present between the pedestal channel of source region 61. If a backside blocking dielectric layer 44 vertical semiconductor channel 60.

a conductor channel 60. As shown in FIG . 12B , the channel between a top surface of the horizontal portion and a bottom Within each memory opening fill structure 58, a channel material composition of the vertical semiconductor channel connection strap 603 extends through an opening of a 25 60. memory film 50 and electrically contacts an underlying In one embodiment, the channel connection strap 603 pedestal channel portion 11 and an overlying vertical semi-<br>may have a horizontal portion with a uniform thickness pedestal channel portion 11 and an overlying vertical semi-<br>conductor channel 60. As shown in FIG. 12B, the channel between a top surface of the horizontal portion and a bottom connection strap 603 can have a topmost surface located surface of the horizontal portion, wherein the uniform thick-<br>under a horizontal plane HP1 including a top surface of the 30 ness is different from a lateral thicknes under a horizontal plane HP1 including a top surface of the  $30$  vertical semiconductor channel 60. In other words, the vertical semiconductor channel 60. In other words, the semiconductor channel between an inner sidewall and an vertical semiconductor channel 60 extends higher in the outer sidewall thereof. vertical direction away from the substrate than the channel In one embodiment, the memory film 50 comprises: a<br>connection strap 603. In one embodiment, the channel tubular memory film portion (i.e., a vertically-extending connection strap 603 can have a topmost surface located 35 portion) vertically extending through multiple layers of the under a horizontal plane HP1 including a top surface of any alternating stack  $(32, 46)$ ; and an annular plate memory film given electrically conductive layer 46W that functions as a portion adjoined to a bottom end of th given electrically conductive layer 46W that functions as a portion adjoined to a bottom end of the tubular memory film a word line. In other words, the topmost surface of the channel portion and including the opening of the memory film 50.<br>connection strap may be above the electrically conductive In one embodiment, the vertical semiconductor one of the word lines, such as the word line closest to the a vertically-extending portion) vertically extending through substrate, For example, if NAND device contains only one the multiple layers of the alternating stack source select gate in the vertical direction, then the channel including an outer cylindrical sidewall that contacts an inner connection strap 603 can have a topmost surface located cylindrical sidewall of the tubular memo under a horizontal plane HP2 including a top surface of a 45 a bottom cap semiconductor material portion adjoined to a second electrically conductive layer 46W as counted from bottom end of the tubular vertical semiconduct second electrically conductive layer 46W as counted from bottom end of the tubular vertical semiconductor material bottom of the alternating stack (32, 46) of the insulating portion and contacting a top surface of the chan both layers 32 and the electrically conductive layers 46. **Example 10.** Note that the electrically conductive layers 46 **b** the channel contact via **a** in one emb under a horizontal plane HP1 including a top surface of any

structures (88, 86, 8P) may be formed through the contact  $\sim$  50 comprises: a horizontal portion contacting a bottom surface level dielectric layer 73, and optionally through the retro-<br>stepped dielectric material portion 65. For example, drain vertically-extending portion contacting a lower portion of a stepped dielectric material portion 65. For example, drain vertically-extending portion contacting a lower portion of a contact via structures 88 may be formed through the contact sidewall of the vertical semiconductor cha level dielectric layer 73 on each drain region 63. Word line In one embodiment, the memory film 50 comprises: a contact via structures 86 may be formed on the electrically 55 blocking dielectric layer 52 contacting a sidewall of the conductive layers 46 through the contact level dielectric memory opening 49; a charge storage layer 5 portion 65. Peripheral device contact via structures 8P may 56 contacting the vertical semiconductor channel 60.<br>be formed through the retro-stepped dielectric material In one embodiment, each of the blocking dielectric la

Referring to all drawings and according to various tive annular plate portion adjoined to a bottom end of the embodiments of the present disclosure, a three-dimensional respective tubular portion; and the annular plate por embodiments of the present disclosure, a three-dimensional respective tubular portion; and the annular plate portion of memory device is provided, which comprises: an alternating the charge storage layer 54 has a narrower memory device is provided, which comprises: an alternating the charge storage layer 54 has a narrower opening than an stack of insulating layers 32 and electrically conductive 65 opening through the annular plate portion o layers 46 located over a substrate  $(9, 10)$ ; a memory opening dielectric layer 52, and than an opening through the annular 49 extending through the alternating sack  $(32, 46)$ ; and a plate portion of the tunneling dielec 49 extending through the alternating sack  $(32, 46)$ ; and a

a mclude W, Cu, Al, Co, Ru, Ni, an alloy thereof, or a stack **60**. The channel connection strap **603** may have a topmost<br>thereof.<br>The at least one conductive material may be planarized surface of the vertical semiconductor c

may have a different composition from the compositions of backside contact via structure 76.<br>The backside contact via structure 76 extends through the face such as an interfacial semiconductor oxide layer may be face such as an interfacial semiconductor oxide layer may be present between the pedestal channel portion 11 and the

is used, the backside contact via structure 76 may contact a<br>sidewall of the backside blocking dielectric layer 44. In one embodiment, the channel connection strap 603<br>Within each memory opening fill structure 58, a channe

cylindrical sidewall of the tubular memory film portion; and a bottom cap semiconductor material portion adjoined to a

In one embodiment, the channel connection strap 603 comprises: a horizontal portion contacting a bottom surface

contacts a first outer sidewall of the channel connection strap  $60$  extends substantially perpendicular to a top surface of  $603$ . A cover dielectric material layer  $607$  can contact an the substrate  $(9, 10)$  and compri **603.** A cover dielectric material layer **607** can contact an the substrate  $(9, 10)$  and comprising a respective one of the inner sidewall of the vertical semiconductor channel **60**, and a providing of the vertical semic inner sidewall of the vertical semiconductor channel 60, and 5 vertical semiconductor channels 60; and a plurality of can contact a second outer sidewall of the channel connec-<br>charge storage elements (comprises portions o tion strap 603 that overlies the first outer sidewall of the films 50, i.e., portions of the charge storage layer 54). Each channel connection strap 603 and is laterally offset outward charge storage element may be located with respective to the first outer sidewall of the channel<br>tive one of the plurality of semiconductor channels (59, 11,<br>connection strap 603. An annular bottom surface of the 10 603, 60).<br>channel connection strap 603 can surface of the vertical semiconductor channel 60. Further, an the present disclosure may be used to provide a robust annular top surface of the channel connection strap 603 can electrical connection between the pedestal ch contact an annular bottom surface of the vertical semicon-<br>ductor channel 60 that underlies the annular top surface of 15 ness of the vertical semiconductor channel 60 can be opti-

tor channel 60 have a doping of a first conductivity type; a and a drain region 63 having a doping of a second conductor channel 60 have a doping of a first conductivity type; a a range from 2 nm to 7 nm to allow full control of the dielectric core  $62$  is located inside and contacting the cover 20 semiconductor channel by the electrica dielectric layer 607, and the dielectric core 62 is located over<br>the enhanced on-current and off-current characteristics.<br>the channel connection strap 603 in the memory opening 49;<br>and a drain region 63 having a doping of tivity type contacts an upper end of the vertical semicon-<br>25 silicon of vertical semiconductor channel and the channel<br>25 silicon of vertical semiconductor channel and the channel

prises a terrace region in which each electrically conductive improves the conductivity of the channel.<br>
layer 46 other than a topmost electrically conductive layer Although the foregoing refers to particular preferred<br>
46 farther than any overlying electrically conductive layer 46 30 so limited. It will occur to those of ordinary skill in the art within the alternating stack (32, 46) to provide stepped that various modifications may be made within the alternating stack  $(32, 46)$  to provide stepped surfaces; a retro-stepped dielectric material portion 65 oversurfaces; a retro-stepped dielectric material portion 65 over-<br>lies the stepped surface in the terrace region; and contact via within the scope of the disclosure. Compatibility is prelies the stepped surface in the terrace region; and contact via within the scope of the disclosure. Compatibility is pre-<br>structures (such as word line contact via structures 86) sumed among all embodiments that are not al extend through the retro-stepped dielectric material portion 35<br>65 and contacts a respective one of the electrically conduc-65 and contacts a respective one of the electrically conduc-<br>tive layers 46.<br>tially of  $\alpha$  or the word "consists of" replaces the word<br>word " consists of" replaces the word

sional memory device. In one embodiment, the three-dimen-<br>sional memory device comprises a monolithic three-dimen- 40 configuration is illustrated in the present disclosure, it is sional NAND memory device. The electrically conductive understood that the present disclosure may be practiced with layers 46 may comprise, or may be electrically connected to, any other compatible structures and/or config NAND memory device. The substrate  $(9, 10)$  may comprise are not explicitly forbidden or otherwise known to be a silicon substrate. The vertical NAND memory device may 45 impossible to one of ordinary skill in the art. Al comprise an array of monolithic three-dimensional NAND publications, patent applications and patents cited herein are strings over the silicon substrate. At least one memory cell incorporated herein by reference in their e (comprises a portion of a charge storage layer  $54$  at a level What is claimed is:<br>of an electrically conductive layer  $46$ ) in a first device level 1. A three-dimensional memory device comprising: of an electrically conductive layer 46) in a first device level 1. A three-dimensional memory device comprising:<br>of the array of monolithic three-dimensional NAND strings 50 an alternating stack of insulating layers and el of the array of monolithic three-dimensional NAND strings 50 an alternating stack of insulating layers and may be located over another memory cell (comprises conductive layers located over a substrate; may be located over another memory cell (comprises conductive layers located over a substrate;<br>another portion of the charge storage layer 54 at a level of a memory opening extending through the alternating another electrically conductive layer 46) in a second device stack; and<br>level of the array of monolithic three-dimensional NAND a memory opening fill structure located within the level of the array of monolithic three-dimensional NAND a memory opening fill structure located within the strings. The silicon substrate may contain an integrated 55 memory opening, wherein the memory opening fill strings. The silicon substrate may contain an integrated 55 memory opening, v<br>circuit comprising a driver circuit (comprises a subset of the structure comprises: circuit comprising a driver circuit (comprises a subset of the structure comprises:<br>least one semiconductor device 700) for the memory device a pedestal channel portion; least one semiconductor device 700) for the memory device a pedestal channel portion;<br>located thereon. The electrically conductive layers 46 may a memory film overlying the pedestal channel portion; located thereon. The electrically conductive layers 46 may a memory film overlying the pedestal channel portion;<br>comprise a plurality of control gate electrodes having a strip a vertical semiconductor channel located insid comprise a plurality of control gate electrodes having a strip a vertical semiconductor channel shape extending substantially parallel to the top surface of 60 memory film; and shape extending substantially parallel to the top surface of 60 memory film; and<br>the substrate (9, 10), e.g., between a pair of backside a channel connection strap that extends through an the substrate  $(9, 10)$ , e.g., between a pair of backside a channel connection strap that extends through an trenches 79. The plurality of control gate electrodes com-<br>opening of the memory film and electrically contacts trenches 79. The plurality of control gate electrodes com-<br>prises at least a first control gate electrode located in a first the pedestal channel portion and the vertical semiprises at least a first control gate electrode located in a first the pedestal channel portion and the vertical semidevice level and a second control gate electrode located in conductor channel, and the channel connection strap a second device level. The array of monolithic three-dimen-  $\epsilon$  having a topmost surface located below a hori sional NAND strings may comprise: a plurality of semicon-<br>ductor channels (59, 11, 603, 60), wherein at least one end<br>conductor channel, ductor channels  $(59, 11, 603, 60)$ , wherein at least one end NAND memory device. The substrate  $(9, 10)$  may comprise

each of the plurality of semiconductor channels (59, 11, 603, In one embodiment, the vertical semiconductor channel portion (such as the vertical semiconductor channel  $60$ ) of  $60$  contacts an inner sidewall of the memory film  $50$  and each of the plurality of semiconductor channel

the vertical semiconductor channel 60. the annular top surface of the vertical semiconductor channel 60. the vertical semiconductor channel semicon 11, the mection strap 603. In one embodiment, the total thickness of the c In one embodiment, the pedestal channel portion 11, the nection strap 603. In one embodiment, the total thickness of channel connection strap 603, and the vertical semiconduc-<br>the vertical portion of the semiconductor chan the vertical portion of the semiconductor channel may be in  $\mu$  25 silicon of vertical semiconductor channel and the channel<br>In one embodiment, the alternating stack (32, 46) com-<br>connection strap into large grain polysilicon material, which

embodiments, it will be understood that the disclosure is not so limited. It will occur to those of ordinary skill in the art sumed among all embodiments that are not alternatives of one another. The word "comprise" or "include" contemtially of " or the word " consists of " replaces the word The exemplary structures may include a three-dimen-<br>The exemplary structures may include a three-dimen-<br>"
"
comprise" or "include," unless explicitly stated otherwi are functionally equivalent provided that such substitutions

- 
- 
- -
	-
	-
	- having a topmost surface located below a horizontal

25

40

wherein the channel connection strap has a horizontal por-2. The three-dimensional memory device of claim 1, sidewall of the channel connection strap.<br>wherein the channel connection strap has a horizontal por-<br>tion with a uniform thickness between a top surface of the function s lateral thickness of the vertical semiconductor channel connection strap that over

- 
- 15 an annular plate memory film portion adjoined to a<br>bottom end of the tubular memory film portion and<br>including the opening of the memory film.<br>4. The three-dimensional memory device of claim 3,<br>4. The three-dimensional mem

20

- extending through the multiple layers of the alternating 12. The three-dimensional memory device of claim 1, stack and including an outer cylindrical sidewall that wherein:<br>
contacts an inner cylindrical sidewall of the tu contacts an inner cylindrical sidewall of the tubular the alternating stack comprises a terrace region in which<br>each electrically conductive layer other than a topmost
- a bottom cap semiconductor material portion adjoined to a bottom end of the tubular vertical semiconductor material portion and contacting the channel connection strap.

5. The three-dimensional memory device of claim 1, 30 5. The three-dimensional memory device of claim 1, 30 a retro-stepped dielectric material portion overlies the wherein the channel connection strap comprises:<br>a horizontal portion contacting a bottommost surface of contact

- 
- portion of a sidewall of the vertical semiconductor 35 13. A three-dimensional memory device comprising:<br>channel. an alternating stack of insulating layers and electrically

- a blocking dielectric layer contacting a sidewall of the memory opening;
- a charge storage layer contacting the blocking dielectric layer; and
- a tunneling dielectric layer contacting the vertical semi-conductor channel.

7. The three-dimensional memory device of claim 6, 45 a vertical semiconductor channel wherein: wherein: memory film; and memory film ; and memory film ; and memory film ; and  $\frac{1}{2}$ 

- each of the blocking dielectric layer, the charge storage a call a channel connection strap that extends through an layer, and the tunneling dielectric layer comprises a opening of the memory film and electrically contacts respective tubular portion and a respective annular plate pedestal channel portion and the vertical semi-<br>plate por plate portion adjoined to a bottom end of the respective 50 tubular portion; and
- the annular plate portion of the charge storage layer has a face of an annular bottom portion of the memory film<br>narrower opening than an opening through the annular by a height that is greater than a thickness of the narrower opening than an opening through the annular by a height that is greater than plate portion of the blocking dielectric layer and than vertical semiconductor channel. an opening through the annular plate portion of the  $55$  14. The three-dimensional memory device of claim 13,<br>tunneling dielectric layer.<br>**8.** The three-dimensional memory device of claim 6, the vertical semiconductor cha

- a sidewall of the tunneling dielectric layer is laterally recessed outward relative to a sidewall of the vertical 60
- the channel connection strap contacts an annular bottom surface of the vertical semiconductor channel; and
- a sidewall of the blocking dielectric layer is laterally 65 channel connection strap; and recessed outward relative to a sidewall of the charge a topmost surface of the channel connection strap prorecessed out to a side water to a side of the charge a top surface of the channel connection strap pro strap pro

wherein the channel connection strap has a material 9. The three-dimensional memory device of claim 1, composition that is different from a material com-<br>position of the vertical semiconductor channel. inner sidewall of th position of the vertical semiconductor channel. inner sidewall of the memory film and contacts a first outer<br>2. The three-dimensional memory device of claim 1, sidewall of the channel connection strap.

horizontal portion and a bottom surface of the horizontal ing an inner sidewall of the vertical semiconductor channel<br>notion wherein the uniform thickness is different from a and contacting a second outer sidewall of the c portion, wherein the uniform thickness is different from a and contacting a second outer sidewall of the channel<br>lateral thickness of the vertical comiconductor channel connection strap that overlies the first outer sidewa

between an inner sidewall and an outer sidewall thereof.<br>3. The three-dimensional memory device of claim 1,  $\frac{11}{10}$ . The three-dimensional memory device of claim 10,

- 3. The three-dimensional memory device of claim 1,<br>wherein the memory film comprises:<br>a tubular memory film portion vertically extending<br>through multiple layers of the alternating stack; and<br>compared in the set of the alt
	-
- a drain region having a doping of a second conductivity where in the vertical semiconductor channel comprises:  $20$  type contacts an upper end of the vertical semiconductor channel comprises : type contacts an upper end of the vertical semiconductor channel.

- each electrically conductive layer other than a topmost electrically conductive layer within the alternating stack laterally extends farther than any overlying electrically conductive layer within the alternating stack to provide stepped surfaces;
- 
- the vertical semiconductor channel; and dielectric material portion and contacts a respective one<br>an annular vertically-extending portion contacting a lower of the electrically conductive layers.
	-
	-
- 6. The three-dimensional memory device of claim 1, conductive layers located over a substrate;<br>wherein the memory film comprises:<br>a memory opening extending through the alternating<br>a blocking dielectric layer contacting a
	- a memory opening fill structure located within the memory opening fill structure comprises:<br>a pedestal channel portion;
		-
		- a memory film overlying the pedestal channel portion;<br>a vertical semiconductor channel located inside the
		-
		- channel connection strap protrudes above a top surface of an annular bottom portion of the memory film

- 8. The three-dimensional memory device of claim 6, the vertical semiconductor channel comprises a tubular semiconductor material portion vertically extending semiconductor material portion vertically extending<br>through multiple layers of the alternating stack and recessed outward relative to a sidewall of the vertical 60 including an outer cylindrical sidewall and an inner<br>semiconductor channel that contacts the channel con-<br>cylindrical sidewall, and a bottom cap semiconductor semiconductor channel that contacts the channel con-<br>netrial portion having a top surface that is adjoined to<br>the contacts of the channel con-<br>naterial portion having a top surface that is adjoined to material portion having a top surface that is adjoined to<br>a bottom periphery of the inner cylindrical sidewall of the vertical semiconductor channel and contacts the channel connection strap; and
	-

face of the bottom cap semiconductor material portion a memory opening extending through the alternating of the vertical semiconductor channel.

15. The three-dimensional memory device of claim 14, wherein:

- 10 the topmost surface of the channel connection strap is  $\frac{5}{2}$  structure comprises:<br>laterally spaced from the tubular semiconductor mate-<br>a pedestal channel portion; laterally spaced from the tubular semiconductor mate-<br>
a pedestal channel portion;<br>
a memory film overlying the pedestal channel portion; rial portion by a cover dielectric layer that contacts the a memory film overlying the pedestal channel portion;<br>a vertical semiconductor channel located inside the inner cylindrical sidewall of the tubular semiconductor a vertical semiconductor method in cartieral semiconductor memory film; and material portion of the vertical semiconductor channel;<br>a channel connection strap that extends through an and
- channel connection strap that is adjoined to an outer the pedestal channel portion and the vertical semi-<br>conductor channel, wherein the channel connection periphery of the topmost surface of the channel con-<br>nection strap is not a portion of the vertical semiconductor<br>nection strap.

16. The three-dimensional memory device of claim 13, <sup>15</sup> strap and is not a portion of the pedestal channel<br>portion, and contacts the channel connection strap at wherein the channel connection strap has a material com-<br>next a first interface and contacts the pedestal channel position that is different from a material composition of the a first interface and contacts pertical composition at a second interface. 15

- a horizontal portion contacting a bottommost surface of position that is different from a material semiconductor channel; and vertical semiconductor channel.
- 

an alternating stack of insulating layers and electrically thickness of the vertical semiconductive layers located over a substrate;

- of the vertical semiconductor channel.<br>
Solution the stack; and stack is a memory opening fill structure located within the intervals in the intervals in the stack is a memory opening fill structure located within the inte
	- memory opening, wherein the memory opening fill structure comprises:
		-
		-
- opening of the memory film and electrically contacts the cover dielectric layer contacts a sidewall of the opening of the memory film and electrically contacts<br>the pedestal channel portion and the vertical semi-<br>channel connection stren that is edipined to an outer strap and is not a portion of the pedestal channel

vertical semiconductor channel.<br>17 The three dimensional memory device of claim 18,<br>17 The three-dimensional memory device of claim 18, 17. The three-dimensional memory device of claim 13, 19. The three-dimensional memory device of claim 16, wherein the channel connection strap comprises:<br>  $\frac{19}{20}$  wherein the channel connection strap has a material co

the vertical semiconductor channel, and vertical semiconductor channel **20**. The three-dimensional memory device of claim 18,<br>an annular vertical semiconductor and vertical extending portion contacting wherein a topmost su portion of a sidewall of the vertical semiconductor<br>  $\frac{\text{where}}{25}$  protrudes above a top surface of an annular bottom portion<br>
channel. of the memory film by a height that is greater than a 18. A three-dimensional memory device comprising:<br>an alternating stack of insulating layers and electrically thickness of the vertical semiconductor channel.

 $*$