

US011545396B2

### (54) SEMICONDUCTOR STRUCTURE AND METHOD FOR FORMING THE SAME

- (71) Applicants: Semiconductor Manufacturing<br>International (Shanghai) Corporation,<br>Shanghai (CN); Semiconductor<br>Manufacturing International (Beijing) Corporation, Beijing (CN)
- (72) Inventors: **Deyan Chen**, Shanghai (CN); **Mao Li**, (56) **References Cited** Shanghai (CN) **Dae-Sub Jung** , U.S. PATENT DOCUMENTS
- (73) Assignees: Semiconductor Manufacturing<br>
International (Shanghai) Corporation,<br>
Shanghai (CN); Semiconductor<br>
Manufacturing International (Beijing) Corporation, Beijing (CN)
- (\*) Notice: Subject to any disclaimer, the term of this \* cited by examiner patent is extended or adjusted under 35 U.S.C. 154(b) by 0 days.
- (21) Appl. No.: 16/938,269
- (22) Filed: **Jul. 24, 2020**
- (65) **Prior Publication Data**

US 2021/0028065 A1 Jan. 28, 2021

### ( 30 ) Foreign Application Priority Data

Jul . 25 , 2019 ( CN ) 201910676160.0

 $(51)$  Int. Cl.



# ( $12$ ) **United States Patent** ( $10$ ) Patent No.: **US** 11,545,396 B2<br>Chen et al. (45) Date of Patent: Jan. 3, 2023

## $(45)$  Date of Patent: Jan. 3, 2023

- ( 52 ) U.S. CI . CPC HOIL 21/823431 ( 2013.01 ) ; HOIL  $(2013.01)$ ;  $H01L$  27/0886 (2013.01);  $H01L$  $29\sqrt{0653}$  (2013.01); **H01L 29**/ $\frac{0.66674}{0.2013.01}$ ; H01L 29/7817 (2013.01)
- (58) **Field of Classification Search**<br>CPC combination set(s) only. See application file for complete search history.



Primary Examiner — Moin M Rahman

Assistant Examiner - Mohammad A Rahman (74)  $Attorney$ ,  $Agent$ , or  $Firm$  - Anova Law Group, PLLC

### ( 57 ) ABSTRACT

A method for forming a semiconductor structure includes providing a substrate, including a first region and a second region; forming a plurality of fin structures on the substrate; forming an isolation structure between adjacent fin structures; forming a mask layer over the substrate and the plurality of fin structures; forming an opening by removing a portion of the mask layer formed in the first region; removing a portion of the isolation structure exposed in the opening by using a remaining portion of the mask layer as a mask; removing the remaining portion of the mask layer; and forming a gate structure across the plurality of fin structures. The gate structure covers the first region.

### 11 Claims, 7 Drawing Sheets





FIG. 1



FIG. 2







FIG. 4



 $FIG. 5$ 



 $FIG. 6$ 







 $FIG. 8$ 







FIG. 10







FIG. 12



FIG . 13

10

45

cation No. 201910676160.0, filed on Jul. 25, 2019, the entire<br>content of which is incorporated herein by reference.<br>TECHNICAL FIELD a silicon nitride layer or a photoresist layer.<br>TECHNICAL FIELD a silicon nitride layer or

With development of semiconductor technology, power<br>integrated photoresist layer as an etch mask; and removing<br>integrated circuit (PIC) is continuously used in many fields. 20 the patterned photoresist layer.<br>Laterally dou MOS) transistors demonstrate characteristics of high oper-<br>ating to first region includes a dry etching process.<br>ating voltage, simple process, and desirable processing Optionally, removing the portion of the isolation str ductor (CMOS) processes, and have thus been widely used 25 Optionally, an etching gas used in the dry etching process as a power device in PICs.

Source-train breakdown voltage (BV uss) and on-resistance (C<sub>4F<sub>3</sub>), trifluoromethane (CHF<sub>3</sub>), or a combination thereof.<br>
high-efficiency power circuit design. Generally, and DMOS device requires a higher-fluorical conce</sub>

the conduction conduction loss through reasonable designs further includes implanting the second conductive ions to reduce the conduction loss through reasonable designs and while satisfying a certain breakdown voltage is while satisfying a certain breakdown voltage is an urgent each in structure on a side of the gate structure, where the problem to be solved. The disclosed semiconductor struc-<br>orientially differed in structure the solved r problem to be solved. The disclosed semiconductor struc-<br>turns and fabrication methods thereof are directed to solve 40, on top of the drift region; and forming a source region and tures and fabrication methods thereof are directed to solve 40 on top of the drift region; and forming a source region and<br>one or more problems set forth above and other problems in a drain region in each fin structure and one or more problems set forth above and other problems in the art. Therefore, how to obtain a lowest possible on-resistance

tations of the present disclosure provide a semiconductor Optionally, the first conductive ions are N-type ions, and structure and a formation method thereof. Semiconductor the second conductive ions are P-type ions. device according to the present disclosure has a higher Optionally, forming the gate structure includes forming a source-drain breakdown voltage (BVdss) and a lower on- 50 gate oxide layer on top and sidewall surfaces of t

forming an isolation structure between adjacent fin struc-<br>ture- conductor structure. The semiconductor structure includes a<br>tures; forming a mask layer over the substrate and the<br>substrate, including a first region and a plurality of fin structures; forming an opening by removing plurality of fin structures, formed on the substrate; an a portion of the mask layer formed in the first region; isolation structure, formed on the substrate and a portion of the mask layer formed in the first region; isolation structure, formed on the substrate and located in the removing a portion of the isolation structure exposed in the 60 second region between adjacent fin str opening by using a remaining portion of the mask layer as structure, formed across the plurality of fin structures and a mask; removing the remaining portion of the mask layer; located in the first region. and forming a gate structure across the plurality of fin Optionally, the substrate is made of silicon (Si), germa-<br>structures. The gate structure covers the first region.  $\frac{1}{\text{min}}$  (Ge), silicon germanium (SiGe), silico providing a substrate, including a first region and a second

Optionally, forming the isolation structure includes form- 65 silicon on insulator (SOI), insulator stacked silicon (SSOI), ing an isolation layer between adjacent fin structures with silicon germanium on insulator (SiGeOI the top surface of the isolation layer higher than the top

**SEMICONDUCTOR STRUCTURE AND** surfaces of the plurality of fin structures; performing a<br>**METHOD FOR FORMING THE SAME** chemical mechanical polishing (CMP) process on the isochemical mechanical polishing (CMP) process on the isolation layer until the surface top of the isolation layer is CROSS-REFERENCE TO RELATED leveled with the top surfaces of the plurality of fin structures;<br>APPLICATION 5 and etching the isolation layer to form the isolation structure.

This application claims priority to Chinese Patent Appli-<br>top surfaces of the plurality of fin structures.

a photoresist layer on the mask layer; forming a patterned photoresist layer from the photoresist layer by a photoli-TECHNICAL FIELD<br>The present disclosure relates to the field of semiconduc-<br>tor manufacturing and, more particularly, relates to a semi-<br>conductor structure and a method for forming the same.<br>The protoresist layer on the ma BACKGROUND thography process; removing a portion of the mask layer formed in the first region by an etching process using the

a power device in PICs.<br>
Source-drain breakdown voltage (BVdss) and on-resis-<br>  $(C_4F_8)$ , trifluoromethane (CHF<sub>3</sub>), or a combination thereof.

35 region to form a first doped region.

fin structure , the second doped region is located between the

SUMMARY gate structure and the drain region.<br>To address above problems, embodiments and implemen-<br>cally opposite to a type of the second conductive ions.

source-aram breakdown voltage (BVdss) and a lower on-50 gate oxide layer on top and sidewall surfaces of the purality<br>resistance (Ron).<br>One aspect of the present disclosure provides a method<br>for forming a semiconductor str

5

30

Optionally, the isolation structure is made of an insulating disclosure; material.  $\frac{5}{5}$  FIG. 11

Optionally, the gate structure includes a gate oxide layer tural view of an exemplary semiconductor structure according to some embodiments of the present disclosure; formed on top and sidewall surfaces of the plurality of fin

side of the drift region along an extending direction of the fin  $15$  DETAILED DESCRIPTION OF SOME Optionally, the gate structure is a metal gate structure.  $\frac{\text{semiconductor}}{\text{Oution}}$  and  $\frac{\text{Comconductor}}{\text{O}}$  along a  $\frac{10}{\text{B}}$  direction; and Optionally, the semiconductor structure further includes a  $\frac{10 \text{ direction}}{\text{FIG. 13}}$  illustrates a flowchart of an exemplary method for drift region, formed in each fin structure and the substrate FIG. 13 illustrates a nowchart of an exemplary method for the fine structure and the substrates a finite density method for the fine structure is fort densely re under the fin structure; a first doped region, formed in each  $\frac{1}{\text{norm of the present disclosure}}$ fin structure and the substrate under the fin structure on a structure; and a second doped region, formed on a side of the EMBODIMENTS gate structure where the drift region is formed. The second doped region is located on top of the drift region.

conductor structure, the isolation structure is removed from According to the existing technology, an LDMOS device the first region, and when forming the gate structure in a requires a higher source-drain breakdown voltage the first region, and when forming the gate structure in a requires a higher source-drain breakdown voltage and a subsequent process, the material of the gate layer is formed 25 lower on-resistance to improve the device pe to fill the space created by removing the isolation structure However, the on-resistance and the breakdown voltage of from the first region, thereby increasing the contact area LDMOS devices are contradictory indicators. F between the gate structure and the fin structure. That is, the when the on-resistance decreases, the breakdown voltage<br>offsetive abannel width is increased. The increases in the may also decrease, and vice versa. effective channel width is increased. The increase in the may also decrease, and vice versa.<br>
FIG. 1 illustrates a schematic view of a fin-type semicon-<br>
channel width makes the augment not handder and thus may 30 FIG. 1 i channel width makes the current path broader, and thus may  $\frac{30}{10}$  FIG. 1 illustrates a schematic view of a fin-type semicon-<br>improve the current paceing obility and reduce the on improve the current passing ability and reduce the on-<br>resistance of the continuation during In oddition the fabricated. After a plurality of fin structures 2 are formed on resistance of the semiconductor device. In addition, the fabricated. After a plurality of fin structures 2 are formed on current crowding problem may be avoided, thereby improver a substrated 1, an isolation structure 3 is

current crowding problem may be avoided, thereby improv-<br>ing the reliability of the semiconductor device.<br>Further, the second conductive ions are implanted into<br>each fin structure above the drift region to form a second<br>do breakdown voltage is higher. According to the fabrication contact area with the fin structure 2, and the effective method and the semiconductor structure, in addition to the channel width is thus relatively narrow. During depletion region formed between the first doped region and operation, the width of the channel that allows electrons flow<br>the drift region, by performing an extra ion implantation 45 through from the source to the drain is the drift region, by performing an extra ion implantation 45 through from the source to the drain is narrow, such that the process to form the second doped region. a depletion region on-resistance may be large, and the cur process to form the second doped region, a depletion region on-resistance may be large, and the current passing ability<br>is also formed between the second doped region and the drift may be weak. In addition, the narrow effe is also formed between the second doped region and the drift may be weak. In addition, the narrow effective channel<br>region. As such the depletion region formed in the drift width may easily cause the current crowding probl region becomes wider, and thus the breakdown voltage of thereby degrading the reliability of the semiconductor the comiconductor davice may be improved.

### BRIEF DESCRIPTION OF THE DRAWINGS

FIG. 1 illustrates a schematic view of a fin-type semicon-<br>ductor structure;<br>To make the above-described objectives, features, and<br>FIG. 2 to FIG. 9 illustrate schematic structural views of<br>beneficial effects of the present

semiconductor structures at certain stages of an exemplary 65 sible, specific embodiments of the present disclosure are method according to some embodiments of the present described in detail with reference to the accompan method according to some embodiments of the present described in detail with reference to the accompanying disclosure; drawings.

Optionally, the isolation structure is a shallow-trench FIG. 10 illustrates a schematic structural view of a semi-<br>isolation structure includes a shallow-trench isolation struc-<br>conductor structure at a certain stage of an isolation structure includes a shallow-trench isolation struc-<br>ture or a deep-trench isolation structure.<br>method according to some embodiments of the present

FIG. 11 illustrates a schematic three-dimensional structural view of an exemplary semiconductor structure accord-

FIG. 12 illustrates a schematic cross-sectional view of the structures; and a gate layer formed on the gate oxide layer. FIG. 12 illustrates a schematic cross-sectional view of the<br>Optionally, the gate structure is a metal gate structure . Semiconductor structure shown in FIG. 11 a

doped region is located on top of the drift region.<br>
Compared to the existing technology, the technical solu-<br>
tion of embodiments of the present disclosure includes the 20 in the accompanying drawings. Wherever possible,

on the substrate 1 across the fin structures 2, and the gate

the semiconductor device may be improved.<br>Other senects of the present disclosure can be understood To ensure semiconductor devices having both high break-Other aspects of the present disclosure can be understood down voltage and low on-resistance, the present disclosure by those skilled in the art in light of the description, the down voltage and low on-resistance, the present disclosure claims, and the drawings of the present disclosure. According to the disclosed method, after an isolation structors ture is formed between adjacent fin structures, the isolation structure is removed from a first region of the substrate. A subsequently formed gate structure covers the first region. The following drawings are merely examples for illustra-<br>tive purposes according to various disclosed embodiments<br>and are not intended to limit the scope of the present container and the first region with a gate material, and are not intended to limit the scope of the present  $\epsilon_0$  increased. That is, the effective channel width may be disclosure.

5

forming a semiconductor device according to some embodi-<br>ments of the present disclosure. FIG. 2 to FIG. 9 illustrate<br>the present disclosure. Specifically, FIG. 4 illustrates a ments of the present disclosure. FIG. 2 to FIG. 9 illustrate the present disclosure. Specifically, FIG. 4 illustrates a schematic structural views of semiconductor structures at schematic cross-sectional view of the three-

substrate 10 may include a first region and a second region.

(co), since it generalizes the silicon on insulator (SCOI),  $\frac{1}{2}$  drift region 11 to form a first doped region 12. The first con on insulator (SiOI), attribution on insulator (SiOI),  $\frac{1}{2}$  conductive ions and the silicon germanium on insulator (SiGeOI), germanium on 15 conductive ions and the seconductive ions and the seconductive ions and the seconductive ions and the seconductive ions may have seconductive in  $\alpha$  and  $\alpha$  is co insulator (GeOI), or a combination thereof. In one embodi-<br>ment the substrate 10 may be a silicon substrate and in one embodiment, the first conductive ions may be

ductor structure shown in FIG. 2 also includes the plurality 20 The second conductive ions may be P-type ions, and the of fin structures formed on the substrate. P-type ions may include boron ions, indium ions, gallium

formed on the substrate 10. In one embodiment, the method first conductive ions may be P-type ions, and the second for forming the plurality of fin structures 20 may include conductive ions may be N-type ions. forming a patterned mask layer (not shown) on the substrate 25 In one embodiment, the first conductive ions may be  $10$ . The patterned mask layer may correspond to the posi-<br>blosphorus ions. The implantation dose of the f 10. The patterned mask layer may correspond to the posi-<br>tions where the plurality of fin structures 20 need to be<br>tive ions may be in a range of approximately 3E12 atoms/ tions where the plurality of fin structures 20 need to be<br>formed. The method for forming the plurality of fin structures<br>form  $\text{cm}^2$  to 7E12 atoms/cm<sup>2</sup>, and the ion implantation energy<br>tures 20 may further include usi as an etch mask to etch through a partial thickness of the  $30\degree$  second conductive ions may be boron ions. The implantation substrate 10 to form the plurality of discrete fin structures 20 second conductive ions may be i

structures. FIG. 3 illustrates a schematic view of a semicon-  $35$ <sup>5</sup> keV to 50 keV.<br>Further, returning to FIG. 13, in S105, after forming the distance of the settlements of the settlements of the settlements of the settl ductor structure according to some embodiments of the present disclosure.

formed on the substrate 10 between adjacent fin structures a semiconductor structure 20. In one embodiment, the isolation structure 30 may be a  $\frac{40}{40}$  of the present disclosure. shallow-trench isolation structure. In other embodiments, Referring to FIG. 5, after forming the isolation structure the isolation structure may be any other types of isolation structure known to those skilled in the art.

In one embodiment, the mask layer 40 may be made of isolation layer (not shown) may be formed between adjacent silicon nitride  $(SiN_x)$ . In other embodiments, the mask layer Solation layer (not shown) may be formed between adjacent silicon nitride  $(SIN_x)$ . In other embodiments, the mask layer<br>fin structures 20. The top surfaces of the isolation layer may<br>be higher than the top surfaces of the the formed isolation structure 30 may be lower than the top the first region to form an opening. FIG. 6 illustrates a surfaces of the fin structures 20. In one embodiment, the 55 schematic view of a semiconductor structure

be implanted into each fin structure and the substrate under<br>the fin structure to form a drift region, and after forming the photolithography process. The portion of the mask layer 40 drift region, second conductive ions may be implanted into 65 a portion of the fin structure and the underneath substrate

 $5 \hspace{2.5cm} 6$ 

 $(e.g., the length direction) of a fin structure.$ FIG. 13 illustrates a flowchart of an exemplary method for doped region. FIG. 4 illustrates a schematic view of a forming a semiconductor device according to some embodi-<br>semiconductor structure according to some embodi-

Schematic structural views of semiconductor structures at<br>
schematic cross-sectional view of the three-dimensional<br>
referring to FIG. 13, in S101, a substrate is provided.<br>
FIG. 2 illustrates a schematic view of a semicond

ment, the substrate  $10$  may be a silicon substrate. In one embodiment, the first conductive ions may be Further returning to FIG. 13, in S102, a plurality of fin N-type ions, and the N-type ions may include phosphorus structures may be formed on the substrate. The semicon-<br>ions, arsenic ions, antimony ions, or a combination Referring to FIG. 2, a plurality of fin structures 20 may be ions, or a combination thereof. In other embodiments, the formed on the substrate 10. In one embodiment, the method first conductive ions may be P-type ions, and

Substrate 10 to form the purality of discrete in structures 20<br>on the substrate 10.<br>Further, returning to FIG. 13, in S103, an isolation structures approximately 2E12 atoms/cm<sup>2</sup> to 4E12 atoms/cm<sup>2</sup>, and the<br>ion immulanta Further, returning to FIG. 13, in S103, an isolation structure energy may be in a range of approximately ture may be formed on the substrate between adjacent fin  $\frac{5 \text{ keV to 50 keV}}{5 \text{ keV to 50 keV}}$ .

isolation structure, a mask layer is formed on the substrate and the fin structures. FIG. 5 illustrates a schematic view of Referring to FIG. 3, an isolation structure 30 may be and the fin structures. FIG. 5 illustrates a schematic view of represent the substrate 10 between adjacent fin structures a semiconductor structure according to some em

structure known to those skilled in the art. the fin structures 20. The mask layer 40 may cover the In one embodiment, the process for forming the isolation isolation structure 30 and the fin structures 20. 30, a mask layer 40 may be formed on the substrate 10 and

isolation layer may be made of silicon dioxide  $(SiO_2)$ .<br>It should be noted that after performing the CMP process<br>on the isolation of the mask layer<br>on the isolation layer to make the top surface of the isolation<br>**40**, th layer leveled with the top surfaces of the fin structures 20, may be removed to form an opening. In one embodiment, an ion implantation process may be performed on the fin  $\omega$  the process for forming the opening may incl uctures 20 and the substrate 10 under the fin structures 20. lowing exemplary steps. A photoresist layer (not shown) Referring to FIG. 13, in S104, first conductive ions may may be formed on the mask layer. A patterned pho photolithography process. The portion of the mask layer 40 formed in the first region may then be removed by an etching a portion of the fin structure and the underneath substrate process using the patterned photoresist layer as an etch that is located on one side of the drift region to form a first mask. Further, the patterned photoresist mask. Further, the patterned photoresist layer may be

region may be removed. FIG. 7 illustrates a schematic view a source region 21 and a drain region 22 may be formed in isolation structure exposed by the opening formed in the first s<br>referring to FIG. 9, after the gate structure 50 is formed,<br>region may be removed. FIG. 7 illustrates a schematic view a source region 21 and a drain region of a semiconductor structure according to some embodi-<br>ments of the present disclosure.<br>gate structure 50.

removed. In one embodiment, the processing performed to drain region 22 may be formed in the drift region 11 remove the portion of the isolation structure 30 may be a dry (referring to FIG. 4).

etching process may include carbon tetrafluoride ( $CF_4$ ), 15 octafluorocyclobutane ( $C_4F_8$ ), trifluoromethane ( $CHF_3$ ), or a octafluorocyclobutane  $(C_4F_8)$ , trifluoromethane  $(CHF_3)$ , or a at a certain stage of the fabrication method. It should be combination thereof.

the first region is removed, after the gate structure is providing substrate 10, forming the plurality of fin structures subsequently formed, the deposition depth of the gate mate- 20  $20$ , forming the isolation structure rial may be increased, such that the contact area between of the isolation structure 30 formed in the first region, and each fin structure 20 and the gate structure may also be forming the gate structure 50 may be the same increased. Therefore, the effective channel width may be increased. Increasing the effective channel width may be able to reduce the on-resistance of the device and improve 25 be repeated herein. The following description is for the current passing ability. When electrons flow through the the difference in the exemplary fabrication st channel from the source to the drain, the current crowding<br>problem may be avoided due to the increase in the cross is a cross-sectional view of the semiconductor structure problem may be avoided due to the increase in the cross section of the channel that the electrons can pass through. thereby improving the reliability of the semiconductor 30 device.

is removed, a gate structure may be formed across each fin In one embodiment, the process for implanting ions into structure, and the gate structure may cover the first region. each fin structure 20 and the substrate 10 un structure, and the gate structure may cover the first region. each fin structure 20 and the substrate 10 under the fin FIG. 8 illustrates a schematic view of a semiconductor 35 structure 20 to form the drift region 11 and structure according to some embodiments of the present region 12 may also be the same as the corresponding process disclosure. For illustrative purposes, only one fin structure is described in the embodiments provided abov shown in FIG. 8 is developed from a portion of the semi-<br>conductive structure shown in FIG . 7.<br>40 second conductive ions may be implanted into each fin

gate oxide layer (not shown) formed on the substrate  $10$  and the second conductive ions may be implanted into each fin<br>the plurality of fin structures  $20$ , and a gate layer (not shown) structure  $20$  on the side of the the plurality of fin structures 20, and a gate layer (not shown) structure 20 on the side of the gate structure 50, where the formed on the gate oxide layer. The process for forming the drift region 11 is formed, to form a gate structure 50 may include the following exemplary The second doped region may be located on top of the drift steps. A gate oxide layer (not shown) may be formed on the 50 region 11. In the length direction of the fin s steps. A gate oxide layer (not shown) may be formed on the 50 region 11. In the length direction of the fin structure 20, the top and sidewall surfaces of the plurality of fin structures 20. second doped region 13 may be l A gate material layer (not shown) may be formed on the gate structure 50 and the drain region 22.<br>
oxide layer. Further, a CM' process may be performed on the In one embodiment, the second doped region 13 may have gate mat

Because the portion of the isolation structure 30 formed in In one embodiment, the second conductive ions implanted<br>the first region is removed, the gate material layer may fill to form the second doped region 13 may be bo the opening that is formed after the portion of the isolation the doping concentration in the second doped region 13 may structure 30 is removed from the first region. Therefore, the bow. For example, the implantation dose depth of side surfaces of the fin structure 20 covered by the 60 conductive ions in the second doped region 13 may be in a gate structure 50 may be increased, and thus the contact area range of approximately  $1E12$  atoms/ between the gate structure 50 and the fin structure 20 may The first doped region 12 may be located on one side of also be increased. As such, the effective channel width may the drift region 11 along the extending directi also be increased. As such, the effective channel width may the drift region 11 along the extending direction of the fin<br>be increased, and accordingly, the on-resistance may be structure 20. A depletion region may be forme be increased, and accordingly, the on-resistance may be structure 20. A depletion region may be formed in a contact reduced.<br>
<sup>65</sup> region between the first doped region 12 and the drift region

formed, a source region and a drain region may be formed

removed to form the opening. In one embodiment, the in the fin structure and respectively on the two sides of the process performed to etch the mask layer 40 may be a dry gate structure. FIG. 9 illustrates a schematic view etching process. semiconductor structure according to some embodiments of Further, returning to FIG. 13, in S107, the portion of the the present disclosure.

Referring to FIG. 7, the portion of the isolation structure In one embodiment, the source region 21 may be formed 30 exposed by the opening formed in the first region may be 10 in the first doped region 12 (referring to FI

etching process.<br>In one embodiment, the etching gas used in the dry forming a semiconductor structure. FIG 10 illustrates a<br> In one embodiment, the etching gas used in the dry forming a semiconductor structure. FIG. 10 illustrates a ching process may include carbon tetrafluoride  $(CF_A)$ , 15 schematic cross-sectional view of a semiconductor struc mbination thereof.<br>When the portion of the isolation structure 30 formed in described in the embodiments provided above. For example, forming the gate structure 50 may be the same as the corresponding exemplary steps described in the embodiments provided above, and the detailed description will not<br>be repeated herein. The following description is focused on

shown in FIG. 8 along the A-A direction. That is, a semiconductor structure formed at a certain stage of the disclosed wice.<br>Further, returning to FIG. 13, in S108, after the mask layer shown in FIG. 8.

second conductive ions may be implanted into each fin structure on one side of the gate structure to form a second Referring to FIG.  $\delta$ , after the mask layer 40 (referring to structure on one side of the gate structure to form a second FIG. 6) is removed, a gate structure 50 may be formed across doped region on top of the drift region. A schematic cross-<br>each fin structure 20. The gate structure 50 may cover the sectional view of a corresponding semicond each fin structure 20. The gate structure 50 may cover the sectional view of a corresponding semiconductor structure is shown in FIG. 10.<br>In one embodiment, the gate structure 50 may include a 45 Referring to FIG. 10, afte

drift region 11 is formed, to form a second doped region 13.

gate material layer to form the gate layer. In one embodi-<br>ment, the gate structure 50 may be a metal gate structure. 55 opposite doping type as the drift region 11.

be low. For example, the implantation dose of the second conductive ions in the second doped region 13 may be in a

Returning to FIG. 13, in S109, after the gate structure is 11. When the depletion region is wider, the depletion region region remed, a source region and a drain region may be formed may be able to withstand a higher break

10 may be achieved by expanding the depletion region. There-<br>fore, by performing an extra process to implant ions with an amodification thereof, without departing from the spirit and opposite type into the drift region 11 to form the second<br>doped region 13, a second depletion region may be formed 5 of the present invention, falls within the true scope<br>in the contact region between the second doped regi region formed in the drift region 11 may be expanded, comprising:<br>thereby improving the breakdown voltage of the semicon-<br>providing a substrate, including a first region and a second thereby improving the breakdown voltage of the semicon-

The present disclosure also provides a semiconductor forming a plurality of fin structures on the substrate;<br>
ucture formed by the disclosed method. FIG. 11 illustrates forming an isolation structure between adjacent fin s structure formed by the disclosed method. FIG. 11 illustrates forming<br>a schematic three-dimensional structural view of an exema schematic three-dimensional structural view of an exem-<br>
plary semiconductor structure according to some embodi-<br>
forming a mask layer over the substrate and the plurality plary semiconductor structure according to some embodi-<br>ments of the present disclosure, and FIG. 12 illustrates a 15 of fin structures; schematic cross-sectional view of the semiconductor struc- forming an opening by removing a portion of the mask ture shown in FIG. 11 along a B-B direction (e.g., the layer formed in the first region; extending/length direction of a fin structure). The removing a portion of the isolation

Referring to FIGS. 11-12, the semiconductor structure the opening by using a first region and a 20 aver as a mask: may include a substrate 100, including a first region and a 20 layer as a mask;<br>second region; a plurality of fin structures 200 formed on the removing the remaining portion of the mask layer; second region; a plurality of fin structures 200 formed on the removing the remaining portion of the mask layer;<br>substrate 100; an isolation structure 300 formed on the forming a gate structure across the plurality of fin substrate 100; an isolation structure 300 formed on the forming a gate structure across the plurality of fin struc-<br>substrate 100 and located in the second region between tures, wherein the gate structure covers the first adjacent fin structures 200, a gate structure 400 formed after forming the isolation structure on the substrate:<br>across the plurality of fin structures 200 and located in the 25 implanting first conductive ions into each f

In one embodiment, the semiconductor structure may drift region; and<br>ther include a source region 201 and a drain region 202. Implanting second conductive ions into each fin strucfurther include a source region 201 and a drain region 202. Implanting second conductive ions into each fin structure on one<br>The source region 201 and the drain region 202 may be ture and the substrate under the fin struct The source region  $201$  and the drain region  $202$  may be formed in each fin structure  $200$  and respectively on the two  $30$ sides of the gate structure 400.<br>In one embodiment, the semiconductor structure may after forming the gate structure:

In one embodiment, the semiconductor structure may after forming the gate structure:<br>  $\frac{1}{2}$  after forming the second conductive ions to each fin further include a drift region  $101$  formed in the fin structure  $200$  and the substrate  $100$  under the fin structure  $200$ , a first 200 and the substrate 100 under the fin structure 200, a first structure on a side of the gate structure, where the doped region 102 formed in the fin structure 200 and the 35 drift region is formed, to form a second doped substrate 100 under the fin structure 200 on one side of the 35 region, wherein the second doped region is located drift region 101 along the extending direction of fin structure on top of the drift region; and drift region 101 along the extending direction of fin structure on top of the drift region; and  $200$ , and a second doped region 103 formed on the side of forming a source region and a drain region in each fin zou, and a second doped region 103 formed on the side of forming a source region and a drain region in each fin the gate structure 400 where the drift region 101 is formed.<br>
The second doped region 103 may be located on top of the 40<br>
drift region 101. In the length direction of the fin structure<br>
tructure, the second doped region i drift region 101. In the length direction of the fin structure structure, the second doped region is located 200, the second doped region 103 may be located between be gate structure and the drain region.

200 the second doped region the drain region 202.<br>The method according to claim 1, wherein:<br>The type of the doping ions in the drift region 101 may be a type of the first conductive ions is electrically opposite opposite to the type of doping ions in the first doped region 45 to a type of the second conductive ions.<br> **102** and the second doped region 103. In one embodiment,<br> **3.** The method according to claim 2, wherein:<br> **103** an ions doped in the drift region 101 may be N-type ions, and the first conductive ions are N-type ions doped in the first doped region 102 and the second conductive ions are P-type ions.

Fabrication method, the depletion region in the drift region forming a gate oxide layer on top and sidewall surfaces of 101 is expanded such that the breakdown voltage of the plurality of fin structures: 101 is expanded such that the breakdown voltage of the the plurality of fin structures;<br>semiconductor device is improved. In addition, the portion forming a gate material layer on the gate oxide layer; and semiconductor device is improved. In addition, the portion forming a gate material layer on the gate oxide layer; and of the isolation structure 300 is removed from the first performing a CMP process on the gate material l of the isolation structure  $300$  is removed from the first performing a CMP proces region, such that the contact area between the subsequently  $55$  form the gate structure. formed gate structure 400 and the fin structure 200 is 5. The method according to claim 1, wherein forming the increased, and thus the effective channel width is increased. isolation structure includes: increased, and thus the effective channel width is increased. isolation structure includes:<br>Therefore, the area that the current flows through is forming an isolation layer between adjacent fin structures, increased, such that the on-resistance may be reduced. Wherein a top surface of the isolation layer is higher<br>Therefore, the formed semiconductor device may not only 60 than top surfaces of the plurality of fin structures;

The above detailed descriptions only illustrate certain isolation layer is leveled with emplary embodiments of the present invention, and are plurality of fin structures; and exemplary embodiments of the present invention, and are plurality of fin structures; and not intended to limit the scope of the present invention.  $\epsilon$  etching the isolation layer to form the isolation structure, Those skilled in the art can understand the specification as wherein a top surface of the isolation structure is lower<br>whole and technical features in the various embodiments can than the top surfaces of the plurality of f

improving the breakdown voltage of a semiconductor device be combined into other embodiments understandable to may be achieved by expanding the depletion region. There-<br>those persons of ordinary skill in the art. Any equiv

- ductor device.<br>The present disclosure also provides a semiconductor forming a plurality of fin structures on the substrate;
	-
	-
	-
	-
	- removing a portion of the isolation structure exposed in the opening by using a remaining portion of the mask

- first region. This implanting in the substrate under the fin structure to form a<br>In one embodiment, the semiconductor structure may and the substrate under the fin structure to form a<br> $\frac{d}{dt}$ 
	- side of the drift region to form a first doped region;

- 
- 
- 
- 
- 
- 

doped region 103 may be P-type ions. 4. The method according to claim 1, wherein forming the According to the disclosed semiconductor structure and 50 gate structure includes:

- 
- resistance.<br>The above detailed descriptions only illustrate certain a chemical political political political political mechanical political political political political political political political political political po
	- than the top surfaces of the plurality of fin structures.

6. The method according to claim 1, wherein:

the mask layer is made of a material including a silicon

is material including a material including a situation number of a situation forming the mask layer includes a chemical vapor depo- 5 sition (CVD) process.

8. The method according to claim 1, wherein forming the opening by removing the portion of the mask layer formed in the first region includes:

10 forming a photoresist layer on the mask layer;<br>forming a patterned photoresist layer from the photoresist layer by a photolithography process;

removing a portion of the mask layer formed in the first region by an etching process using the patterned photoresist layer as an etch mask; and 15

**9.** The method according to claim **8**, wherein:<br>**9.** The method according to claim **8**, wherein:<br>removing the portion of the mask layer formed in the first<br>region includes a dry etching process.<br>**10**. The method accordin 20

an etching gas used in the dry etching process includes carbon tetrafluoride  $(CF_4)$ , octafluorocyclobutane 25  $(C_4F_8)$ , trifluoromethane  $(CHF_3)$ , or a combination thereof.

\*