#### (19) World Intellectual Property Organization International Bureau





(43) International Publication Date 12 April 2001 (12.04.2001)

## (10) International Publication Number WO 01/26207 A2

(51) International Patent Classification7:

H02M 3/28,

(74) Agent: MARTIN, Rick; Patent Law Offices of Rick Mar-

(21) International Application Number: PCT/US00/26348

(22) International Filing Date: 26 September 2000 (26.09.2000)

(25) Filing Language: English

(26) Publication Language: English

(30) Priority Data:

09/410,849 1 October 1999 (01.10.1999) US 09/661,087 13 September 2000 (13.09.2000)

(71) Applicant: ONLINE POWER SUPPLY, INC. [—/US]; 6909 S. Holly Circle, Suite 200, Englewood, CO 80112 (US).

(72) Inventors: RIGGIO, Christopher, Allen; 1266 S. Mountain View Road, Castle Rock, CO 80104 (US). WOOD-LAND, Garth, Blair; 7017 South Fairfax Street, Littleton, CO 80122 (US).


- tin, PC, 416 Coffman Street, Longmont, CO 80501 (US).
- (81) Designated States (national): AE, AL, AM, AT, AU, AZ, BA, BB, BG, BR, BY, CA, CH, CN, CR, CU, CZ, DE, DK, DM, EE, ES, FI, GB, GD, GE, GH, GM, HR, HU, ID, IL, IN, IS, JP, KE, KG, KP, KR, KZ, LC, LK, LR, LS, LT, LU, LV, MA, MD, MG, MK, MN, MW, MX, NO, NZ, PL, PT, RO, RU, SD, SE, SG, SI, SK, SL, TJ, TM, TR, TT, TZ, UA, UG, UZ, VN, YU, ZA, ZW.
- (84) Designated States (regional): ARIPO patent (GH, GM, KE, LS, MW, MZ, SD, SL, SZ, TZ, UG, ZW), Eurasian patent (AM, AZ, BY, KG, KZ, MD, RU, TJ, TM), European patent (AT, BE, CH, CY, DE, DK, ES, FI, FR, GB, GR, IE, IT, LU, MC, NL, PT, SE), OAPI patent (BF, BJ, CF, CG, CI, CM, GA, GN, GW, ML, MR, NE, SN, TD, TG).

#### Published:

Without international search report and to be republished upon receipt of that report.

For two-letter codes and other abbreviations, refer to the "Guidance Notes on Codes and Abbreviations" appearing at the beginning of each regular issue of the PCT Gazette.

(54) Title: NON-SATURATING MAGNETIC ELEMENT(S) POWER CONVERTERS AND SURGE PROTECTION



(57) Abstract: Single, multistage, and distributed magnetic switched and tank resonant power conversion systems utilizing NSME. The NSME provide, superior protection to conducted lightning transients, superior thermal operating bandwidth, higher magnetizing efficiency, greater flux/power density potential and form factor flexibility when implemented with the disclosed circuit strategies. Output voltage is maintained substantially constant and ripple free in the presence of line and load variations by the action of various feedback strategies. These mechanisms combine to produce compensations by controlling the duration and/or frequency of a switch or switches. A novel function generator implementation supplies a signal, which is a function of magnetic flux tracking, AC line phasing, and output voltage feedback to provide output regulation, active ripple rejection, and power factor correction to the AC line. Efficient energy storage and transfer is achieved by the optimized application of NSME. The use of efficient rectifying flyback management techniques protects switches and provides additional output. A second novel generator implementation supplies a twophase signal, which is a function of switching frequency/duty cycle, and output voltage, provides regulation. Further efficiencies are realized by the inclusion of switching buffers that substantially reduce switching losses by presenting a high slew rate, low source impedance critically damped drive current to the main switch or switches.



1	TITLE
2	
3	Non-Saturating Magnetic Element(s) Power Converters
4	and Surge Protection
5	
6	CROSS REFERENCE APPLICATION
7	This application is a continuation in part of
8	application 09/410/849, filed on 10/1/99.
9	
10	FIELD OF INVENTION
11	
12	The present invention relates to converters, power
13	supplies, more particularly, to single, or multi stage,
14	AC/DC or DC/DC isolated and non-isolated push-pull
15	converters including but not limited to, forward,
16	flyback, buck, boost, push pull, and resonant mode
17	converters, and power supplies, having individual or
18	distributed NSME with high speed FET switching and
19	efficient flyback management and or having input PFC
20	(power factor correction) and input protection from
21	lightning transients. The invention also allows the
22	magnetic element(s) be distributed to accommodate
23	packaging restrictions, multiple secondary windings, or
24	operation at very high winding voltages.
25	
26	BACKGROUND OF THE INVENTION
27	
28	There are several basic topologies commonly used to
29	implement switching converters.
30	A DC-DC converter is a device that converts a DC
31	voltage at one level to a DC voltage at another level.
32	The converter typically includes a magnetic element

having primary and secondary windings wound around it to 1

form a transformer. By opening and closing the primary 2

circuit at appropriate intervals control over the energy 3

4 transfer between the windings occurs. The

element provides an alternating voltage and current whose 5

amplitude can be adjusted by changing the number and 6

7 ratio of turns in each set of the windings. The magnetic

element provides galvanic isolation between the input and 8

the output of the converter. 9

10 One of the topologies is the push-pull converter. The output signal is the output of an IC network that 11 switches the transistors alternately "on" and "off". High 12 frequency square waves on the transistor output drive the 13 magnetic element into AC (alternating current) bias. The 14 15 isolated secondary outputs a wave that is rectified to produce DC (direct current). The push-pull converters 16 17 generally have more components as compared to other topologies. The push-pull approach makes efficient use of 18 the magnetic element by producing AC bias, but suffers 19 from high parts count, thermal derating, oversized 20 magnetics, and elaborate core reset schemes. The 21 destructive fly-back voltages occurring across 22 23 switches are controlled through the use of dissipative snubber networks positioned across the primary switches. 24 Another of the topologies is the forward converter. When 25 the primary of the forward converter is energized, energy 26 is immediately transferred to the secondary winding. In 27 addition to the aforementioned issues the forward 28 29 converter suffers from inefficient (dc bias) use of the magnetic element. The prior art power supplies use high 30 permeability gapped ferrite magnetic elements. These are 31 32 well known in the art and are widely used. The magnetics

temperature, and loading.

WO 01/26207 PCT/US00/26348 3

of the prior art power supplies are generally designed for twice the required power rating and require complex 2 methods to reset and cool the magnetic elements resulting 3 in increased costs and limited operating temperatures. 4 This is because high permeability magnetic elements 5 saturate during operation producing heat in the core, 6 which increases permeability and lowers the saturation 7 threshold. This produces runaway heating, current spikes 8 9 and/or large leakage currents in the air gap, reduced efficiency, and ultimately less power at higher 10 temperatures and/or high load. The overall effects are, 11 lower efficiency, lower power density, and forced 12 air/heatsink dependant supplies that require over-rated 13 ferrite magnetic elements for a given output over time, 14

15 16

#### **IMPROVEMENTS**

18

17

The combined improvements of the invention translate 19 20 to higher system efficiencies, higher power densities, lower operating temperatures, and, improved thermal 21 tolerance thereby reducing or eliminating the need for 22 forced air cooling per unit output. The non-saturating 23 magnetic properties are relatively insensitive to 24 temperature (see FIG. 17), thus allowing the converter to 25 operate over a greater temperature range. In practice, 26 the operating temperature for the NSME is limited to 200C 27 by wire/core insulation; the non-saturating magnetic 28 29 material remains operable to near its Curie temperature of 500C. 30

What are needed are converters having circuit 31 strategies that make advantageous use of individual and 32

1 distributed NSME.

What are needed are converters having buffer

- 3 circuits that provide fast, low impedance critically
- 4 damped switching of the main FETs.
- 5 What are needed are converters that incorporate
- 6 efficient multiple "stress-less" flyback management
- 7 techniques to rectify and critically damp excessive node
- 8 voltages across converter switches.
- 9 What are needed are converters having flux feedback
- 10 frequency modulation.
- 11 What are needed are converters that correct AC power
- 12 factor.
- 13 What is needed are converters that meet or exceed
- 14 class B conducted EMI requirements.
- What are needed are converters tolerant of lightning
- 16 and harsh thermal environments. The present invention
- 17 addresses these and more.

18

19

20

# SUMMARY OF THE INVENTION

21

- The main aspect of the present invention is to
- 23 implement converters having circuit strategies that make
- 24 advantageous use of individual and distributed NSME for
- 25 the achievement of the key performance enhancements
- 26 disclosed herein.
- 27 Another aspect of the present invention is to
- 28 provide unique resonant tank circuit converter strategies
- 29 with individual and distributed NSME that make use of
- 30 higher primary circuit voltage excursions in the
- 31 production of high frequency / high density magnetic
- 32 flux.

1 Another aspect of the present invention is a high

- 2 energy density single stage frequency controlled resonant
- 3 tank converter topology enabled by the use of individual
- 4 and distributed NSME. Another aspect of the present
- 5 invention is to provide a converter design that utilizes
- 6 a FET drive technique consisting of an ultra fast, low
- 7 RDS on N-channel FET for charging the main FET gate and
- 8 an ultra fast P-channel transistor for discharging the
- 9 main FET gate.
- 10 Another aspect of the present invention is to
- 11 provide converters that incorporate efficient multiple
- 12 "stress-less" flyback management techniques to rectify
- 13 and critically damp excessive node voltages across
- 14 converter switches.
- 15 Another aspect of the present invention is to
- 16 provide a converter having core (flux) synchronized zero
- 17 crossing frequency modulation.
- 18 Another aspect of the present invention is to
- 19 present a high power factor to the AC line.
- 20 Another aspect of the present invention is to
- 21 provide protection from high voltage (input line)
- 22 transients.
- 23 Another aspect of the present invention is to
- 24 combine distributed magnetics advantageously with the
- 25 other converter aspects.
- 26 Another aspect of the present invention is active
- 27 ripple rejection provided by several high-gain high-speed
- 28 isolated control and feedback systems.
- Other aspects of this invention will appear from the
- 30 following description and appended claims, reference
- 31 being made to the accompanying drawings forming a part of
- 32 this specification wherein like reference characters

designate corresponding parts in the several views. 1

2 3

## BRIEF DESCRIPTION OF THE DRAWINGS

- FIG. 1 and 1A is a schematic diagram of a two-stage power
- factor corrected AC to DC isolated output converter 5
- embodiment of the invention. 6
- FIG. 2 is a schematic diagram of a single stage DC to AC
- converter embodiment with isolated output 8
- circuit DCAC1.
- FIG. 3 and 3A is a schematic diagram of a three stage AC 10
- to DC isolated output converter embodiment of the 11
- 12 invention.
- FIG. 4 is a schematic diagram of a power factor corrected 13
- single stage AC to DC converter sub-circuit ACDFPF. 14
- FIG. 4A is a schematic diagram of an alternate power 15
- 16 factor controller with load sharing converter sub-
- circuit ACDFPF1. 17
- FIG. 5 is a graph comparing typical winding currents in 18
- saturating and non-saturating magnetics of equal 19
- inductance. 20
- FIG. 6 is a schematic for a non-isolated low side switch 21
- buck converter sub-circuit NILBK. 22
- FIG. 7 is the preferred embodiment schematic for a tank 23
- coupled single stage converter sub-circuit TCSSC. 24
- FIG. 8 is a schematic for a tank coupled totem pole 25
- 26 converter sub-circuit TCTP.

- 1 FIG. 9 is a block diagram for a single stage non-isolated
- DC to DC boost converter NILSBST.
- 3 FIG. 10 is a schematic for a two stage isolated DC to DC
- 4 boost controlled push-pull converter BSTPP.
- 5 FIG. 11 is a graph of permeability as a function of
- 6 temperature for typical prior art magnetic element
- 7 material.
- 8 FIG. 12 is a graph of flux density as a function of
- 9 temperature for typical prior art magnetic element
- 10 material.
- 11 FIG. 12A is a graph of magnetic element losses for
- 12 various flux densities and operating frequencies
- typical of prior art magnetic element material.
- 14 FIG. 13 is a graph showing standard switching losses.
- 15 FIG. 14 is a graph showing lower switching losses of the
- invention.
- 17 FIG. 15 is a graph showing the magnetizing curve (BH) for
- 18 the NSME material.
- 19 FIG. 15A is a graph of the magnetization curves for H
- 20 Material.
- 21 FIG. 16 is a graph of magnetic element losses for various
- 22 flux densities and operating frequencies of the NSME
- 23 material.
- 24 FIG. 17 is a graph of permeability as a function of
- temperature for the NSME.

1 FIG. 18 is a schematic representation of the boost NSME

PCT/US00/26348

- 2 sub-circuit PFT1.
- 3 FIG. 18A is a schematic representation of the NSME sub-
- 4 circuit PFT1A.
- 5 FIG. 18B is a schematic representation of the non-
- 6 saturating two terminal NSME sub-circuit BL1.
- 7 FIG. 18C is a schematic diagram of the NSME implemented
- 8 as distributed magnetic assembly **PFT1D**.
- 9 FIG. 19 is a schematic representation of the push-pull
- NSME sub-circuit PPT1.
- 11 FIG. 19A is a schematic representation of the alternate
- push-pull NSME sub-circuit PPT1A.
- 13 FIG. 20 is a schematic diagram of the NSME input
- transient protection and line filter sub-circuit LL.
- 15 FIG. 20A is a schematic showing an alternate line filter
- 16 LF.
- 17 FIG. 21 is a schematic diagram of the alternate NSME
- input transient protection and line filter sub-
- 19 circuit LLA.
- 20 FIG. 22 is a schematic diagram of the AC line rectifier
- 21 sub-circuit BR.
- 22 FIG. 23 is a schematic diagram of the power factor
- 23 controller sub-circuit PFA.
- 24 FIG. 24 is a schematic diagram of the alternate power
- 25 factor correcting boost control element sub-circuit

- 1 PFB.
- FIG. 25 is a schematic diagram of the output rectifier
- and filter sub-circuit OUTA.
- FIG. 25A is a schematic diagram of an alternate rectifier
- 5 sub-circuit OUTB.
- FIG. 25B is a schematic diagram of an alternate final
- output rectifier and filter sub-circuit OUTBB. 7
- FIG. 26 is a schematic diagram of the floating 18 Volt DC
- control power sub-circuit CP.
- FIG. 26A is a schematic diagram of and alternate 18 Volt
- DC control power sub-circuit CP1. 11
- FIG. 26B is a plot of VCC control voltage as a function 12
- of output power in watts during operation of sub-13
- circuit ACDCPF1 (FIG. 4A). 14
- 15 FIG. 27 is a schematic diagram of the alternate floating
- 18 Volt DC push-pull control power sub-circuit CPA. 16
- FIG. 28 is a schematic diagram of the over temperature 17
- protection sub-circuit OTP. 18
- FIG. 29 is a schematic diagram of the high-speed low 19
- impedance buffer sub-circuit AMP, AMP1, AMP2 and 20
- AMP3. 21
- 22 FIG. 30 is a schematic diagram of the main switch snubber
- sub-circuit SN. 23
- FIG. 30A is a schematic diagram of the main switch 24
- 25 rectifying diode snubber sub-circuit DSN.

1 FIG. 30B is a schematic diagram of the main switch

PCT/US00/26348

- 2 snubber sub-circuit SNBB.
- 3 FIG. 31 is a schematic diagram of the alternate snubber
- 4 sub-circuit SNA.
- 5 FIG. 32 is a schematic diagram of the mirror snubber sub-
- 6 circuit SNB.
- 7 FIG. 33 is a schematic diagram of the pulse-
- 8 width/Frequency modulator sub-circuit PWFM.
- 9 FIG. 34 is an oscillograph of node voltages measured
- during operation of sub-circuit PWFM (FIG. 33).
- 11 FIG. 35 is an oscillograph of the primary tank voltage
- measured during operation of sub-circuit TCTP (FIG.
- 13 8).
- 14 FIG. 36 is a schematic diagram of the non-isolated 18-
- 15 Volt DC control power sub-circuit REG.
- 16 FIG. 37 is a schematic for a non-isolated high-side
- switch buck converter sub-circuit HSBK.
- 18 FIG. 38 is a schematic for the low-side buck regulated
- 19 two-stage converter embodiment with isolated push-
- 20 pull output sub-circuit LSBKPP.
- 21 FIG. 39 is a schematic for an alternate isolated two-
- 22 stage low-side switch buck converter sub-circuit
- LSBKPPBR.
- 24 FIG. 40 is a schematic diagram of the over voltage feed
- 25 back sub-circuit IPFFB.

- 1 FIG. 40A is a schematic diagram of the non-isolated boost
- output voltage feedback sub-circuit FBA.
- 3 FIG. 40B is a schematic diagram of the isolated output
- 4 voltage feedback sub-circuit IFB.
- 5 FIG. 40C is a schematic diagram of the alternate isolated
- 6 over voltage feedback sub-circuit IOVFB.
- 7 FIG. 40D is a schematic diagram of and alternate the non-
- isolated boost output voltage feed back sub-circuit
- 9 **FBD**.
- 10 FIG. 41 is a schematic diagram of the non-isolated output
- voltage feedback sub-circuit FBI.
- 12 FIG. 41A is a schematic diagram of an alternate non-
- isolated feedback sub-circuit FB2.
- 14 FIG. 42 is a schematic diagram of an over voltage
- 15 protection sub-circuit OVP.
- 16 FIG. 42A is a schematic diagram of the isolated over
- 17 voltage feedback sub-circuit OVP1.
- 18 FIG. 42B is a schematic diagram of the over voltage
- 19 protection sub-circuit OVP2.
- 20 FIG. 42C is a schematic diagram of the isolated over
- voltage feedback sub-circuit OVP3.
- 22 FIG. 43 is a schematic diagram of the Push-pull
- oscillator sub-circuit PPG.
- 24 FIG. 44 is a schematic diagram of the soft start/inrush
- 25 current limit sub-circuit SS1.

1 FIG. 44A is an oscillograph of line current and output

voltage during operation of sub-circuit SS1 (FIG.

3 44).

4 FIG. 45 is a schematic diagram of the fast start sub-

5 circuit FS1.

6 FIG. 45A is an oscillograph of sub-circuit FS1 during

operation of sub-circuit **SS1** (FIG. 44).

8

9 FIG. 46 is a schematic diagram of an alternate transient

10 protection sub-circuit TRN.

11

12 FIG. 46A is a schematic diagram of an alternate transient

protection sub-circuit for external application

14 **TRNX**.

15

16 FIG. 46B is an oscillograph of the converter operation

17 during a high voltage transient event.

18

19 FIG. 47 is a signal flow diagram teaching the load

20 sharing system.

21

22 FIG. 47A is an alternate signal flow diagram teaching the

load sharing system.

24

25 Before explaining the disclosed embodiments of the

26 present invention in detail, it is to be understood that:

27 The invention is not limited in its application to the

28 details of the particular arrangements shown or

29 described, since the invention is capable of other

30 embodiments.

The expression "distributed magnetic(s)" refers to

the configuration of multiple magnetic elements that

- share a single series coupled primary winding to induce
- isolated output currents from multiple series or parallel 3
- secondary windings.

Also, the terminology used herein is for the purpose 5 of description not limitation. 6

7 8

#### DESCRIPTION OF THE PREFERRED EMBODIMENT

9

In this and other descriptions contained herein, the 10 following symbols shall have the meanings attributed to 11 12 them: "+" shall indicate a series connection, such as resistor A in series with resistor B shown as "A+B". "||" 13 Shall indicate a parallel connection, such as resistor A 14 in parallel with resistor B shown as "A||B". 15

16

- Referring first to FIG. 7, a schematic diagram of 17 the preferred embodiment of the invention. 18
- FIG. 7 is a schematic of the preferred embodiment of a 19
- tank coupled single stage converter sub-circuit TCSSC. 20
- Sub-circuit TCSSC consists of resistor R20 and RLOAD, 21
- capacitor C10, transistors Q21 and Q11, sub-circuit CP 22
- (FIG. 26), sub-circuit PFT1 (FIG. 18), sub-circuit OUTA 23
- (FIG. 25), sub-circuit AMP (FIG. 29), sub-circuit IFB 24
- (FIG. 40B) and sub-circuit PWFM (FIG. 33). 25

Figure	Table
7	
Element	Value/part
	number
R20	1k ohms
R61	2k ohms

Q21	TST541	
U12	4N29	
Q11	IRFP460	
C10	1.8uf	

can be configured to operate as an AC-DC 1 converter, a DC-DC converter, a DC-AC converter, and an 2 AC-AC converter. Sub-circuit TCSSC consists of resistor 3 R20 and RLOAD, capacitor C10, switches Q11 and Q21, opto-4 isolator U12, sub-circuit PFT1 (FIG. 18), sub-circuit 5 6 OUTA (FIG. 25), sub-circuit CP (FIG. 26), sub-circuit AMP (FIG. 29), sub-circuit IFB (FIG. 40B) and sub-circuit 7 PWFM (FIG. 33). External power source VBAT connects to 8 pins DCIN+ and DCIN-. Source power may also be derived 9 from rectified AC line voltage such as FIG. 20 or FIG. 21 10 to form a single stage power factor corrected AC to DC 11 converter with isolated output. From DCIN+ resistor R20 12 connects to sub-circuit CP pin CP+, sub-circuit AMP pin 13 GA+, U12 LED anode and to sub-circuit PWFM pin PWFM+. 14 Resistor R20 provides startup power to the converter 15 until the control supply regulator sub-circuit CP reaches 16 the desired 18-volt output. VBAT negative is the ground 17 return node connects to sub-circuit PWFM pin PWFMB, Q11 18 source, sub-circuit AMP pin GAO, sub-circuit CP pin CTO, 19 pin DCIN- and sub-circuit PFT1 pin S1CT. Magnetic element 20 winding node S1H of sub-circuit PFT1 is connected to CP 21 pin CT1A. Magnetic element winding node S1L of sub-22 circuit PFT1 is connected to CP pin CT2A. Sub-circuit 23 PWFM is designed as a constant 50% duty-cycle variable 24 frequency generator. Sub-circuit PWFM Clock output pin 25 CLK is connected to input of buffer sub-circuit AMP pin 26 GA1. The output of buffer sub-circuit AMP pin GA2 is 27

connected to the gate of Q11 and R21. Resistor R21 is 1 connected to the cathode of U12 LED. The emitter of Q21 2 and drain of Q11 is connected to sub-circuit PFT1 pin 3 P1A. Pin P1B of sub-circuit PFT1 is connected through tank capacitor C10 to node DCIN+, Q21 collector and 5 through resistor R61 to U12 phototransistor collector. 6 The emitter of U12 phototransistor is connected to the 7 8 base of Q21. With PWFM pin CLK high transistor Q11 conducts charging capacitor C10 through NSME PFT1 from 9 VBAT storing energy in PFT1. Sub-circuit PWFM switches 10 CLK low, Q11 turns "off". With CLK low LED of U12 is 11 injecting base current into turned "on" Q21. 12 transistor Q21 "on" the tank circuit is 13 completed, allowing capacitor C10 to discharge into NSME 14 winding 100 (FIG. 18). Now the energy not transferred 15 into the load is released from NSME PFT1 into the now 16 forward biased NPN switch Q21 back into capacitor C10. 17 Thus any energy not used by the secondary load remains in 18 the tank coupled primary circuit (winding 100). When the 19 switching occurs at the resonant frequency, high voltages 20 oscillate between C10 and winding 100 creating high flux 21 density AC excursions in PFT1. C10 and PFT1 exchange 22 variable AC currents whose magnitude is controlled by 23 frequency modulation scheme IFB and PWFM. The large 24 primary voltage generates large, high frequency biases in 25 the NSME PFT1 thereby producing high flux density AC 26 excursions to be harvested by secondary windings 102 and 27 103 (FIG. 18) to support a load or rectifier sub-circuit 28 OUTA. Magnetic element winding node S2H of sub-circuit 29 PFT1 is connected to OUTA pin C7B. Magnetic element 30 winding node S2L of sub-circuit PFT1 is connected to OUTA 31 pin C8B. Magnetic element winding node S2CT of sub-32

circuit PFT1 is connected to OUTA pin OUT-. Node OUT- is 1 connected to RLOAD, pin B- and to sub-circuit IFB pin 2 OUT-. Rectified power is delivered to pin OUT+ of OUTA 3 and is connected to RLOAD, pin B+ and to sub-circuit IFB pin OUT+. Sub-circuit IFB provides the isolated feedback 5 signal to the sub-circuit PWFM. Frequency control pin FM1 of sub-circuit PWFM is connected to sub-circuit IFB pin 7 FBE. Internal reference pin REF of sub-circuit PWFM is 8 connected to sub-circuit IFB pin FBC. PWFM is designed to 9 10 operate at the resonate frequency of the tank (2\*pi\*(square root (C10 \* inductance of 100 (FIG. 18)). 11 When sub-circuit IFB senses the converter output is at 12 the target voltage, current from PWFM pin REF is injected 13 into FM1. Injecting current into FM1 commands the PWFM to 14 a lower clock frequency pin CLK. Driving the tank out of 15 resonance reduces the amount of energy added to the tank 16 thus reducing the converter output voltage. In the event 17 the feedback signal from IFB commands the PWFM off or 18 OHz, i.e.: at no load, all primary activity stops. The 19 input current from VBAT may be steady state or variable 20 DC. When TCSSC is operated from rectified AC (sub-circuit 21 LL FIG. 20), high input (line) power factor and input 22 protection is achieved. The primary 23 transient secondary currents of PFT1 are sinusoidal and free of 24 edge transitions making the converter very quiet. 25 addition the switches Q11 and Q21 are never exposed to 26 the large circulating voltage induced in the tank (See 27 FIG. 35). This allows the use of lower voltage switches 28 in the design thereby reducing losses and increasing the 29 MTBF. Sub-circuit TCSSC takes advantage of the desirable 30 properties of the NSME in this converter topology. TCSSC 31 is well suited for implementation with distributed NSME 32

18C). This combination exemplifies how PFT1D (FIG. 1 distributed magnetics enable advantageous high voltage 2 converter design variations that support form factor 3 4 flexibility and multiple parallel secondary outputs from series coupled voltage divided primary windings across 5 multiple NSME. This magnetic strategy is useful 6 7 addressing wire/core insulation, form factor and limitations, circuit complexity packaging and 8 manufacturability. These converter strategies are very 9 useful for obtaining isolated high current density output 10 from a high voltage low current series coupled primary. 11 Adjusting the secondary turn's ratio allows TCSSC to 12 generate very large AC or DC output voltages as well as 13 low-voltage high current outputs. 14

15

16

## ADDITIONAL EMBODIMENTS

17.

FIG. 1 and 1A is a schematic diagram of a two stage 18 power factor corrected AC to DC converter. The invention 19 is comprised of line protection filter sub-circuit LL 20 (FIG. 20) and full-wave rectifier sub-circuit BR (FIG. 21 22). A power factor corrected regulated boost stage with 22 sub-circuits PFA2 (FIG. 23), snubber sub-circuit SN (FIG. 23 30), magnetic element sub-circuit PFT1 (FIG. 18), 24 circuit CP (FIG. 26), buffer sub-circuit AMP (FIG. 29), 25 over temperature sub-circuit OTP (FIG. 28), over voltage 26 feedback sub-circuit IPFFB (FIG. 40) and voltage feedback 27 sub-circuit IFB (FIG. 40B). Start up resistor R2, filter 28 capacitor C1, PFC capacitor C2, flyback diode D4, switch 29 transistor Q1, hold up capacitors C17 and C16, and 30 resistor R17. An efficient push-pull isolation stage with 31 sub-circuits CPA (FIG. 27), PPG (FIG. 43), AMP1 (FIG. 32

1 29), AMP2 (FIG. 29), snubber sub-circuits SNB (FIG. 32)

and SNA (FIG. 31), resistor Rload, transistors Q6 and Q9,

3 magnetic element PPT1 (FIG. 19), and OUTA (FIG. 25).

Figure 1	Table
Element	Value/part
	number
C1	0.01uf
C2	1.8uf
R2	100k ohms
D4	8A,600V
Q1	IRFP 460
C17	100uf
C16	100uf
R17	375k ohms
Q6	FS 14SM-18A
Q9	FS 14SM-18A

In the two-stage converter the primary side voltage to the second push-pull output stage is modulated by the 5 power factor corrected input (boost) stage. Each stage can comprise of individual and distributed NSME. A graph of B-H hysteresis for the non-saturating magnetics is set forth in FIG. 15. Although the following description is in terms of particular converter topologies, i.e., 10 flyback controlled primary and constant duty cycle push 11 pull secondary, number of outputs, the style, and 12 arrangement of the several topologies are offered by way 13 of example, not limitation. In addition non-saturating 14 magnetics BL1, PFT1, and PPT1 may be implemented as 15 distributed NSME. As an example PFT1 is shown as a 16 18C). Distributed distributed magnetic PFT1A (FIG. 17 magnetics enable advantageous high voltage converter 18

design variations that support form factor flexibility 1 2 and multiple parallel secondary outputs from series coupled voltage divided primary windings across multiple 3 NSME. The negative of the hold-up capacitor(s) [C17 | C16] connected to bridge positive. This allows 5 rectified line voltage to be excluded from the boost 6 7 voltage in the hold-up capacitor(s). This, in turn, allows direct regulation of the push-pull stage from the 8 boost (PFC) stage. This eliminates the typical 9 10 control of the oversized thermally derated transformer and many sub-circuit components from the known art. AC 11 line is connected to sub-circuit LL (FIG. 20) between 12 pins LL1 and LL2. AC/earth ground is connected to node 13 LLO. The filtered and voltage limited AC line appears on 14 node/pin LL5 of sub-circuit LL and connected to node BR1 15 bridge rectifier sub-circuit BR (FIG. 22). 16 neutral/AC return leg of the filtered and voltage limited 17 AC appears on pin LL6 of sub-circuit LL is connected to 18 input pin BR2 of BR. The line voltage is full-wave 19 rectified and is converted to a positive haversine 20 appearing on node BR+ of sub-circuit BR (FIG. 22). Start 21 up resistor R2 connects BR+ to sub-circuit CP pin CP+. 22 Node CP+ connects to pins PFA+ of control element sub-23 circuit PFA (FIG. 23) and over temperature switch sub-24 circuit OTP (FIG. 28) pin GAP. Resistor R2 provides start 25 the control element until 26 power to rectifier/regulator CP is at full output. Node S1H from 27 PFT1 is connected to node PFVC of sub-circuit PFA. The 28 zero crossings of the core are sensed when the voltage at 29 S1H is at zero. The core zero crossings are used to reset 30 the PFC and start a new cycle. The positive node of the 31 DC side of bridge BR+ is connected through capacitor C2 32

to BR-. C2 is selected for various line and load 1 conditions to de-couple switching current from the line 2 improving power factor while reducing line harmonics and 3 EMI. Primary of NSME sub-circuit PFT1 (FIG. 18) pins P1B 4 and S2CT connects to pin SNL1 of snubber sub-circuit SN 5 (FIG. 30), to sub-circuit BR pin BR+ and connects to pin 6 BR+ (FIG 1A). The return line for the rectified AC power 7 8 is connected to the following pins: BR- of subcircuit BR, PFA pin BR-, sub-circuit AMP pin GAO, output 9 switch Q1 source, capacitor C2, sub-circuit CP pin CT0 10 sub-circuit PFT1 pin S1CT and CT20 through EMI filter 11 capacitor C1 to earth ground node LLO. Pin BR+ from FIG. 12 1 is connected to FIG. 1A sub-circuits CPA pin SN pin 13 SNL1, sub-circuit PFT1 pin P1B, and sub-circuit PFT1 pin 14 S2CT. Pin BR+ continues to FIG. 1A connecting to sub-15 16 circuit CPA pin CT20, PPG (FIG. 43) pin PPGO, sub-circuit AMP1 pin GAO, sub-circuit AMP2 pin GAO, sub-circuit IPFFB 17 pin PF-, Capacitor [C16||C17||resistor R17], transistor 18 19 Q6 source, transistor Q9 source, sub-circuit SNA pin SNA2 and sub-circuit SNB pin SNB2. The drain of output switch 20 Q1 is connected to diode D4 anode, sub-circuit SNB pin 21 SNL2, and sub-circuit PFT1 pin P1A and sub-circuit SN pin 22 SNL2. Snubber network SN reduces the high voltage stress 23 to Q1 until flyback diode D4 begins conduction. Line 24 coupled, power factor corrected boost regulated output 25 voltage of the AC to DC converter stage (FIG. 1) appears 26 on node PF+. Addition efficiency may be realized by 27 connecting sub-circuit DSN (FIG. 30A) in parallel with 28 The regulated boost output PF+ connects to the 29 following: sub-circuit SN pin SNOUT, sub-circuit DSN pin 30 SNOUT and diode D4 cathode. Node PF+ also connects on 31 FIG. 1A to capacitors [C16 | C17 | R17], sub-circuit IPFFB 32

(FIG. 40) pin PF+, sub-circuit PPT1 (FIG. 19) pin P2CT, 1 snubber sub-circuit SNA (FIG. 31) pin SNA3, and snubber 2 SNB (FIG. 32) pin SNB3. Magnetic element winding pin S1H 3 of sub-circuit PFT1 is connected to CP pin CT1A and pin PFVC of sub-circuit PFA. Magnetic element winding node 5 S1L of sub-circuit PFT1 is connected to CP pin CT2A. 6 Magnetic element winding node S2H of sub-circuit PFT1 is 7 connected to pin 10 FIG. 1A then to CPA pin CT1B. 8 Magnetic element winding node S2L of sub-circuit PFT1 is 9 connected to pin 12 FIG. 1A then to CPA pin CT2B. Sub-10 circuit PFA using the AC line phase, load voltage, and 11 magnetic element feedback, generates a command pulse 12 PFCLK of sub-circuit PFA 13 PFCLK. Pin (FIG. connected to the input of buffer amplifier pin GA1 of 14 (FIG. 29). Buffered high-speed gate sub-circuit AMP1 15 drive output pin GA2 of sub-circuit AMP is connected to 16 gate of switch FET Q1. The buffering provided by AMP 17 shortens switch Q1 ON and OFF times greatly reducing 18 switch losses (see FIG. 13 & 14). The source of Q1 with 19 pin GAO is connected to return node BR-. Power to sub-20 circuit AMP is connected to pin GA+ from sub-circuit OTP 21 pin TS+. Thermal switch THS1 is connected to Q1. In the 22 event the case of Q1 reaches approximately 105C THS1 23 opens removing power to sub-circuit AMP, safely shutting 24 down the first (input) stage. Normal operation resumes 25 after the switch temperature drops 20-30 deg. C closing 26 THS1. Drain of output switch Q1 is connected to primary 27 winding pin P1A of non-saturating magnetic sub-circuit 28 PFT1 (FIG. 18) and to pin SNL2 of snubber sub-circuit SN 29 (FIG. 30). Reference voltage from PFC sub-circuit PFA pin 30 PFA2 is connected to feedback networks sub-circuit IPFFB 31 pin FBC and to sub-circuit IFB pin FBC. Control current 32

feedback networks is summed at node PF1 of sub-circuit 1 PFA. Pin PF1 is connected to feed back networks sub-2 circuit IPFFB pin FBE and to sub-circuit IFB pin FBE. 3 Constant frequency/duty-cycle non-overlapping two-phase generator sub-circuit PPG (FIG. 43 1A) generates the 5 drive for the push-pull output stage. Phase one output 6 pin PH1 is connected to sub-circuit AMP1 pin GA1, second 7 phase output pin PH2 is connected to sub-circuit AMP2 pin 8 GA1. Output of amplifier buffer sub-circuit AMP1 pin GAP2 9 10 connects to gate of push-pull output switch Q6. Output of amplifier buffer sub-circuit AMP2 pin GAP2 connects to 11 gate of push-pull output switch Q9. The buffering 12 13 currents from AMP1 and AMP2 provide fast, low impedance critically damped switching to Q6 and Q9 greatly reducing 14 ON-OFF transition time and switching losses. Regulated 15 16 18-volt power from sub-circuit CPA (FIG. 1A) pin CP2+ is connected to amplifier buffer sub-circuit AMP1 pin GA+, 17 amplifier buffer sub-circuit AMP2 pin GA+ and sub-circuit 18 PPG pin PPG+. Drain of transistor Q6 is connected to 19 snubber network sub-circuit SNB pin SNB1 and to non-20 saturating center tapped primary magnetic element sub-21 circuit PPT1 pin P2H. Drain of transistor Q9 is connected 22 to snubber network sub-circuit SNA (FIG. 31) pin SNA1 and 23 sub-circuit PPT1 pin P2L. Source of transistor Q6 is 24 connected to snubber network sub-circuit SNB pin SNB2, 25 transistor Q9 source, sub-circuit SNA pin SNA2 and to 26 return node BR+. Isolated output of NSME sub-circuit PPT1 27 pin SH connects to Pin C7B of rectifier sub-circuit OUTA 28 (FIG. 25A), pin SL connects to sub-circuit OUTA C8B. 29 Center tap of PPT1 pin SCT is the output return or 30 negative node OUT- it connects to sub-circuit OUTA pin 31 OUT- and sub-circuit IFB (FIG. 40B) pin OUT- and RLOAD. 32

Converter positive output from sub-circuit OUTA pin OUT+ 1 is connected to RLOAD and sub-circuit IFB pin OUT+. 2 Figure 1 elements LL1, BR, PFA, AMP, Q1, IPFFB, IFB and 4 PFT1 (input stage) perform power factor corrected AC to DC conversion. The regulated high voltage output of this 5 converter supplies the efficient fixed frequency/duty-6 7 cycle push-pull stage comprising PPG, AMP1, AMP2, Q6, Q9, PPT1 and OUTA (FIG. 1A). Magnetic element sub-circuit 8 PPT1 provides galvanic isolation and minimal voltage 9 overshoot and ripple in the secondary thus minimizing 10 filtering requirements of the rectifier sub-circuit OUTA. 11 Five volt reference output from sub-circuit PFA pin PFA2 12 connects to pin 15 then to FIG. 1A sub-circuit IPFFB pin 13 FBC and to sub-circuit IFB pin FBC. Pulse width control 14 input from sub-circuit PFA pin PF1 connects to pin 14 15 then to FIG. 1A sub-circuit IPFFB pin FBE and to sub-16 circuit IFB pin FBE. Sub-circuit IFB provides high-speed 17 feedback to the AC DC converter, the speed of the boost 18 stage provides precise output voltage regulation and 19 active ripple rejection. In the event of sudden line or 20 load changes, sub-circuit IPFFB corrects the internal 21 boost to maintain regulation at the isolated output. 22 Remote load sensing and other feedback schemes known in 23 the art may be implemented with sub-circuit IPFFB. This 24 configuration provides power factor corrected 25 transient protection, rapid line-load response, excellent 26 regulation, isolated output and guiet efficient operation 27 at high temperatures. 28

FIG. 2 is a schematic diagram of an embodiment of a
DC to AC converter. The invention DCAC1 is an efficient
push-pull converter. Comprised of sub-circuits PPG (FIG.
AMP1 (FIG. 29), AMP2 (FIG. 29), SNB (FIG. 32), SNA

1 (FIG. 31), PPT1 (FIG. 19) and OUTA (FIG. 25), switches Q6
2 and Q9.

Figure 2	Table
Element	Value/part number
Q6	FS 14SM-18A
Q9	FS 14SM-18A

Converter ACDC1 accepts variable DC voltage efficiently converts it to a variable AC voltage output 4 at a fixed frequency. Variable frequency operation may be 5 achieved by simple changes to PPG. In this embodiment 6 fixed frequency operation is required. The magnetic 7 element comprises non-saturating magnetics. A graph of B-H hysteresis for the non-saturating magnetics is set 9 10 forth in FIG. 15. Variable DC voltage is applied to pin DC+. The pin DC+ connects to the following, sub-circuit 11 PPT1 (FIG. 19) pin P2CT, snubber sub-circuit SNA (FIG. 12 31) pin SNA3, and snubber SNB (FIG. 32) pin SNB3. 13 Constant frequency non-overlapping two-phase generator 14 sub-circuit PPG (FIG. 43) generates the drive for the 15 push-pull output switches. Phase one output pin PH1 is 16 connected to sub-circuit AMP1 pin GA1, the second phase 17 output pin PH2 is connected to sub-circuit AMP2 pin GA1. 18 Output of amplifier buffer sub-circuit AMP1 pin GAP2 19 connects to gate of push-pull output switch Q6. Output of 20 amplifier buffer sub-circuit AMP2 pin GAP2 connects to 21 gate of push-pull output switch Q9. The buffering 22 provided by AMP1 and AMP2 shortens switch Q1 ON and OFF 23 times greatly reducing switching losses (See FIG. 13 and 24 14). External regulated 18-volt power from pin P18V 25 connected to amplifier buffer sub-circuit AMP1 pin GA+, 26 amplifier buffer sub-circuit AMP2 pin GA+ and sub-circuit 27

PPG pin PPG+. Drain of transistor Q6 is connected to 1 snubber network sub-circuit SNB pin SNB1 and to non-2 saturating center tapped primary magnetic element sub-3 circuit PPT1 pin P2H. Drain of transistor Q9 is connected 4 to snubber network sub-circuit SNA (FIG. 31) pin SNA1 and 5 sub-circuit PPT1 pin P2L. Source of transistor Q6 is 6 connected to snubber network sub-circuit SNB pin SNB2, 7 8 transistor Q9 source, sub-circuit SNA pin SNA2, circuit AMP1 pin GAO, sub-circuit AMP2 pin GAO, sub-9 circuit PPG pin PPGO, and to return pin DC-. AC output of 10 NSME sub-circuit PPT1 pin SH connects to Pin ACH, pin SL 11 connects to pin ACL. Center tap of PPT1 pin SCT is 12 13 connected to pin ACO. Magnetic element sub-circuit PPT1 provides galvanic isolation and minimal voltage overshoot 14 in the secondary thus minimizing filtering requirements 15 16 if a rectifier assembly is attached. Sub-circuit DCAC1 may be used as a stand-alone converter or as a fast quiet 17 efficient stage in a multi stage converter system. Sub-18 circuit DCAC1 achieves isolated output, quiet operation, 19 efficient conversion, and operation at high and low 20 temperatures. 21 22 FIG. 3 and 3A is a three-stage version of the present invention. The arrangement is comprised of an AC-23 or DC-DC boost converter stage, DC-DC 24 converter stage, and a push-pull stage. This system 25 reduces losses by combining low current buck regulation, 26 buffered switching, rectified snubbering, and NSME in 27 each stage. A power factor corrected boost stage is used 28 to assure that any load connected to the converter looks 29 like a resistive load to the AC line, eliminating 30 undesirable harmonic and displacement currents in the AC 31 power line. NSME having a lower permeability compared to 32

the prior art are used to minimize magnetizing losses, 1 improve coupling efficiency, minimize magnetic element 2 eliminate saturated core current spikes/qap heating, 3 reduce 4 leakage, reduce parts count, thermal deterioration, and increase  $\mathtt{MTBF}$ (mean time before 5 failure). The invention also uses an emitter follower 6 circuit with a high speed switching FET to slew the main 7 FET gate rapidly. The use of non-saturating magnetics 8 allows operation at higher voltages, which proportionally 9 lowers current further reducing switch, magnetic element, 10 and conductor losses due to I<sup>2</sup>R heating. High voltage FET 11 benefit added gate switches have the of lower 12 capacitance, which translates to faster switching. At 13 turn on, the n-channel gate drive FET quickly charges the 14 main FET gate. At turn off, a PNP Darlington transistor 15 16 switch quickly discharges the main FET gate. The flyback effect in the PFC stage is managed by use of rectifying 17 18 RC networks positioned across the output diode with an 19 additional capacitor coupled diode across the switched magnetic element to decouple and further dampen the 20 inductive flyback. The invention is comprised of a power 21 factor corrected regulating boost stage with line 22 protection filter sub-circuit LL1 (FIG. 21) and full-wave 23 rectifier sub-circuit BR (FIG. 22) and capacitors C1 and 24 C2. Sub-circuits PFB (FIG. 24), resistor R2, rectifier CP 25 26), magnetic element PFT1 (FIG. 18), 26 temperature protection OTP (FIG. 28) snubber SN (FIG. 30) 27 gate buffer AMP (FIG. 29), switch transistors Q1, flyback 28 diode D4, holdup capacitors C17 and C16, bleed resistor 29 30 R17, and voltage feedback sub-circuit FBA (FIG. 40A). An efficient second pre-regulating buck stage with sub-31

1 circuits PWFM (FIG. 33), current sense resistor R26,

2 rectifier CPA (FIG. 27), magnetic element BL1 (FIG. 18B),

3 over voltage protection OVP (FIG. 42), IPFFB (FIG. 40)

4 gate buffer AMP3 (FIG. 29), switch transistor Q2, flyback

5 diode D70, storage capacitor C4, and voltage feedback

sub-circuit IFB (FIG. 40B). An efficient third push-pull

7 isolation stage with sub-circuits CPA (FIG. 27), two-

8 phase generator PPG (FIG. 43), gate buffers AMP1 (FIG.

9 29) and AMP2 (FIG. 29), switch transistors Q6, and Q9,

10 snubbers SNA (FIG. 31) and SNB (FIG. 32), magnetic

element PPT1 (FIG. 19) and rectifier OUTA (FIG. 25).

12

Figure 3, 3a	Table
Element	Value/part number
C1	.01uf
C2	1.8uf
R2	100k ohms
D4	STA1206 Diode
R17	375 k ohms
Q1	IRFP460
C16	100uf
C17	100uf
R26	.05 ohms
D70	STA1206 DI
Q2	IRFP460
C4	10uf
Q6	FS14Sm-18A
Q9	FS14Sm-18A

13

14 AC line is connected to sub-circuit **LLA** (**FIG. 21**)
15 between pins **LL1** and **LL2**. AC/earth ground is connected to

node LLO. The filtered and voltage limited AC line 1 appears on node/pin LL5 of sub-circuit LLA and connected 2 to node BR1 of bridge rectifier sub-circuit BR. 3 neutral/AC return leg of the filtered and voltage limited 4 AC appears on pin LL6 of sub-circuit LL is connected to 5 input pin BR2 of BR. The line voltage is full-wave 6 is converted to a positive haversine 7 rectified and appearing on node BR+ of sub-circuit BR. Start up 8 resistor R2 connects BR+ to sub-circuit CP pin CP+. Node 9 10 CP+ connects to pins PFA+ of control element sub-circuit PFB and over temperature switch sub-circuit OTP pin GAP. 11 Resistor R2 provides start up power to the control 12 13 element until the regulator CP is at full output. Node S1H from PFT1 is connected to pin 31 (FIG. 3) then to pin 14 CT1A of sub-circuit CP and pin PFVC of sub-circuit PFB. 15 The zero crossing of the core bias are sensed when the 16 voltage at S1H is at zero relative to BR-. The core zero 17 18 crossings are used to reset the PFC and start a new cycle. The positive node of the DC side of bridge BR+ is 19 connected through capacitor C2 to BR-. Capacitor C2 is 20 selected for various line and load conditions to de-21 couple switching current from the line improving power 22 factor. Sub-circuit BR pin BR+ connects to pin SNL1 of 23 snubber sub-circuit SN, sub-circuit PFB pin BR+ and pin 24 BR+ (FIG. 3A) then to primary of NSME sub-circuit PFT1 25 pin P1B and to sub-circuit OVP pin BR+. The return line 26 for the rectified AC power is connected to the following 27 pins; BR- of sub-circuit BR, sub-circuit PFT1 pin S1CT, 28 PFC sub-circuit PFB pin BR-, sub-circuit FBA pin BR-, 29 capacitor C2, sub-circuit CP pin CTO, sub-circuit IPFFB 30 pin FBE, and through EMI filter capacitor C1 to earth 31 ground node LLO. Node BR- continues to FIG. 3A connecting 32

to R26, capacitors [C16||C17||R17], sub-circuit OVP pin 1 BR-, sub-circuit PWFM pin PWFM0, sub-circuit AMP3 pin 2 GAO, switch Q2 source. Floating ground node PF- is 3 connected to magnetic element sub-circuit PFT1 pin S2CT, rectifier sub-circuit CPA pin CT20, generator sub-circuit 5 PPG (FIG. 43) pin PPGO, sub-circuit AMP1 pin GAO, sub-6 circuit AMP2 pin GAO, capacitor C4, magnetic element BL1 7 pin, transistor Q6 source, transistor Q9 source, sub-8 circuit SNA pin SNA2 sub-circuit SNB pin SNB2, pin PF-9 FIG. 3 then to sub-circuit IPFFB pin PF-. Drain of output 10 switch Q1 is connected to diode D4 anode, sub-circuit SN 11 pin SNL2, then to pin 34 of FIG. 3A then to sub-circuit 12 13 PFT1 pin P1A. Snubber SN reduces the high voltage stress flyback diode D4 begins conduction. 14 to **Q1** until Additional rectification efficiency and protection is 15 16 achieved by adding sub-circuit DSN (FIG. 30A) across flyback diode D4. Feedback corrected boost output voltage 17 of the power factor corrected AC to DC converter stage 18 appears across nodes PF+ and PF-. The regulated 385-volt 19 boost output node PF+ connects to the following; sub-20 circuit SN pin SNOUT, diode D4 cathode, sub-circuit IPFFB 21 (FIG. 40) pin PF+, sub-circuit FBA pin PF+, then to pin 22 PF+ of FIG. 3A, capacitors [C16||C17||R17], magnetic 23 element sub-circuit PTT1 (FIG. 19) pin P2CT, snubber sub-24 circuit SNA (FIG. 31) pin SNA3, and snubber SNB (FIG. 32) 25 pin SNB3, sub-circuit OVP pin PF+, capacitor C4 and diode 26 D70 cathode. Magnetic element winding node S1H of sub-27 circuit PFT1 is connected to pin 31 FIG. 3 then to sub-28 circuit CP pin CT1A and pin PFVC of sub-circuit PFB. 29 Magnetic element winding node S1L of sub-circuit PFT1 is 30 connected to pin 33 FIG. 3 then to sub-circuit CP pin 31 CT2A. Magnetic element winding node S2H of sub-circuit 32

PFT1 is connected to CPA pin CT1B. Magnetic element 1 winding node S2L of sub-circuit PFT1 is connected to CP 2 pin CT2B. Sub-circuit PFB using feedback from the phase 3 of the AC line, Q1 switch current, magnetic bias first 4 stage and output voltage feedback generates a command 5 pulse on pin PFCLK. Pin PFCLK of sub-circuit PFB (FIG. 6 24) is connected to the input of buffer AMP amplifier pin 7 8 GA1 of sub-circuit AMP1. Buffered high-speed impedance gate drive output pin GA2 of sub-circuit AMP is 9 connected to gate of switch FET Q1. 10 The buffering provided by AMP shortens switch Q1 "ON" and "OFF" times 11 greatly reducing switch losses (See Figures 13 and 14). 12 The source of Q1 is connected to sub-circuit AMP pin GAO, 13 pin 35 of FIG. 3A then to current sense resistor R26 14 connected to return node BR-. The voltage developed 15 16 across R26 is fed back to PFB pin PFSC. This signal is used to protect the switch by reducing the pulse width in 17 response to a low line or high load induced over current 18 fault. The return line of sub-circuit FBA pin BR- is 19 connected to node BR- and to pin BR- of sub-circuit PFB. 20 feedback is non-isolated; network values 21 This selected for the first stage to develop a 385-Volt output 22 at PF+. Sub-circuit feedback network FBA (FIG. 40A) pin 23 PF1 is connected to sub-circuit PFB pin PF1. Controller 24 PFB modulates PFCLK signal to maintain a substantially 25 constant 385-voltage at PF+ independent of line and load 26 27 conditions. In the event of a component failure in subcircuit FBA the PBF may command the converter to very 28 high voltages. Sub-circuit OVP monitors the first stage 29 boost in the event it exceeds 405-volts OVP will clamp 30 the output of sub-circuit BR causing fuse F1 in sub-31 circuit LLA to open. An alternate over voltage network 32

OVP1 (FIG. 42A) may replace OVP clamping the 18-volt control power stopping the boost action of the converter 2 without opening the fuse. Sampled converter output at 3 node from sub-circuit FBA pin PF1 is connected to subcircuit PFB pin PF1. The haversine on BR+ is used with an 5 internal multiplier by PFB to generate variable width 6 control pulses on pin PFCLK. The high frequency 7 8 modulation of switch Q1 makes the load/converter appear resistive to the AC line. Over temperature protection 9 sub-circuit OTP pin TS+ is connected to sub-circuit AMP 10 pin GA+. Thermal switch THS1 is connected to Q1. In the event Q1 reaches approximately 105C THS1 opens removing 12 power to sub-circuit AMP, safely shutting down the first 13 stage. Normal operation resumes after the temperature 14 20-30C closing THS1. The second stage is decreases 15 16 configured as a buck stage. It accepts the 385-Volt output of the first stage. By employing a second floating 17 reference node PF- energy storage element capacitor C4 18 the voltage to the final push-pull stage may be regulated 19 with minimal loss. Power from sub-circuit CP pin CP18V+ 20 is connected to pin 30 of FIG. 3A then to sub-circuit 21 22 PWFM (FIG. 33) pin PWM+ and AMP3 pin GA+. Feedback current from sub-circuit IPFFB pin FBC is connected to 23 pin 36 FIG. 3A then to sub-circuit IFB pin FBC and sub-24 circuit PWFM pin PF1. Sub-circuit IPFFB only shunts 25 current from this node if the output of the second stage 26 is greater than 200-volts. When the converter reaches its 27 designed output voltage, IFB shunts current from PWFM pin 28 PF1 signaling PWFM to reduce the pulse width on pin 29 PWMCLK. Sub-circuit AMP3 input pin is connected to sub-30 circuit PWFM pin PWMCLK. Output of AMP3 buffer pin GA2 is 31 connected to gate of switch Q2. Drain of Q2 is connected 32

to anode of D70 and non-saturating magnetic sub-circuit 1 BL1 pin P2B (FIG. 18B). Turning on switch Q2 charges C4 2 also storing energy in magnetic element BL1. Releasing 3 switch Q2 allows energy stored in magnetic element BL1 to charge C4 through flyback diode D70. Larger pulse widths 5 charge C4 to larger voltages thus efficiently blocking 6 part of the first stage voltage to the final push-pull 7 8 stage. This action provides regulated voltage to the final converter stage. The third and final push-pull 9 stage provides the 10 (transformer) converter galvanic isolation, filtering and typically converts the internal 11 high voltage bus to a lower regulated output voltage. The 12 13 efficient push-pull stage produces alternating magnetizing currents in the NSME for maximum load over 14 core mass. Constant frequency non-overlapping two-phase 15 16 generator sub-circuit PPG (FIG. 43) generates the drive for the push-pull output stage. Phase one output pin PH1 17 is connected to sub-circuit AMP1 pin GA1, output pin PH2 18 19 is connected to sub-circuit AMP2 pin GA1. Output of amplifier buffer sub-circuit AMP1 pin GAP2 connects to 20 gate of push-pull output switch Q6. Output of amplifier 21 22 buffer sub-circuit AMP2 pin GAP2 connects to gate of push-pull output switch Q9. The buffering provided by 23 AMP1 and AMP2 shortens switch Q1 ON and OFF times greatly 24 reducing switching losses. (See FIG. 13 and 14) Regulated 25 18-volt power from sub-circuit CPA pin CP18+ is connected 26 to amplifier buffer sub-circuit AMP1 pin GA+, amplifier 27 buffer sub-circuit AMP2 pin GA+ and sub-circuit PPG pin 28 PPG+. Drain of transistor Q6 is connected to snubber 29 network sub-circuit SNB pin SNB1 and to non-saturating 30 center tapped primary magnetic element sub-circuit PPT1 31 pin P2H. Drain of transistor Q9 is connected to snubber 32

network sub-circuit SNA (FIG. 31) pin SNA1 and sub-1 circuit PPT1 pin P2L. Return node PF- connects source of 2 transistor Q6 to snubber network sub-circuit SNB pin 3 SNB3, transistor Q9 source, sub-circuit SNA pin SNA3 and 4 to return node GND2. Output of NSME sub-circuit PPT1 pin 5 SH connects to pin C7B of rectifier sub-circuit OUTA 6 (FIG. 25), pin SL connects to C8B. Center tap of PPT1 pin 7 the output return or negative node **OUT-**8 is connects to sub-circuit pin OUT- and sub-circuit IFB pin 9 10 OUT- and RLOAD. Supply positive output from sub-circuit OUTA pin OUT+ is connected to RLOAD and sub-circuit IFB 11 pin OUT+. Elements LL1, BR, PFA, AMP, Q1, IPFFB, IFB and 12 PFT1 provide power factor corrected AC to DC conversion 13 and DC output regulation. The regulated high voltage 14 output of this converter is used to power the efficient 15 fixed frequency push-pull stages PPG, AMP1, AMP2, Q6, Q9, 16 PPT1 and OUTA. Magnetic element sub-circuit PPT1 provides 17 galvanic isolation and minimal voltage overshoot in the 18 secondary thus minimizing filtering requirements of the 19 provides rectifier sub-circuit OUTA. Sub-circuit IFB 20 high-speed feedback to the AC DC converter, the speed of 21 stage provides precise the boost output 22 regulation and active ripple rejection. In the event of a 23 sudden line or load changes sub-circuit IPFFB compensates 24 internal boost. This system reduces losses 25 focusing output control in the middle (low current) stage 26 of the converter and by using non-saturating magnetics, 27 buffered switching, and rectifying snubbers throughout 28 each stage. The combined improvements translate to higher 29 system efficiencies, higher power densities, 30 operating temperatures, and, improved thermal tolerance 31 thereby reducing or eliminating the need for forced air-32

cooling per unit output. The non-saturating magnetic 1 properties are relatively insensitive to temperature (see 2 FIG. 17), thus allowing the converter to operate over a 3 greater temperature range. In practice, the operating 4 temperature for the Kool Mu NSME is limited to 200C by 5 insulation; the non-saturating material remains operable to near its Curie temperature 7 8 500C. This configuration provides power corrected input transient protection, rapid line-load and 9 10 ripple compensation, excellent output regulation, output isolation and quiet efficient operation at 11 temperatures. 12

FIG. 4 is a schematic diagram of a power factor 13 corrected single stage AC to DC converter sub-circuit 14 The invention is comprised of line protection 15 16 filter sub-circuit LL (FIG. 20) and full-wave rectifier sub-circuit BR (FIG. 22). A power factor corrected 17 regulated boost stage with sub-circuits PFB (FIG. 24), 18 19 snubber sub-circuit SN (FIG. 30), magnetic element subcircuit PFT1A (FIG. 18A), sub-circuit CP (FIG. 20 buffer sub-circuit AMP (FIG. 29), over temperature sub-21 22 circuit OTP (FIG. 28), and voltage feedback sub-circuit FBA (FIG. 40A). Start up resistor R2, filter capacitor 23 C1, PFC capacitor C2, flyback diode D4, switch transistor 24 Q1, hold up capacitors C17 and C16, and resistor R17. 25

26

Figure 4	Table
Element	Value/part
	number
C1	.01uf
C2	1.8uf

R2	100k ohms
R26	0.05 ohms
Q1	IRFP 460
D4	STA1206 DI
C17	100uf
C16	100uf
R17	375k ohms

AC line is connected to sub-circuit LL (FIG. 20) 1 between pins LL1 and LL2. AC/earth ground is connected to 2 node LLO. The filtered and voltage limited AC 3 appears on node/pin LL5 of sub-circuit LL1 and connected 4 to node BR1 of bridge rectifier sub-circuit BR (FIG. 22). 5 The neutral/AC return leg of the filtered and voltage 6 limited AC appears on pin LL6 of sub-circuit LL is 7 connected to input pin BR2 of BR. The line voltage is full-wave rectified and is converted to a positive haversine appearing on node BR+ of sub-circuit BR (FIG. 10 22). Start up resistor R2 connects BR+ to sub-circuit CP 11 pin CP+. Node CP+ connects to pins PFA+ of power factor 12 controller sub-circuit PFA (FIG. 24) and over temperature 13 switch sub-circuit OTP (FIG. 28) pin GAP. Resistor R2 14 provides start up power to the control element until the 15 rectifier and regulator CP is at full output. Node S1H 16 from PFT1A is connected to node PFVC sub-circuit PFB. The 17 zero crossing of the core bias are sensed when the 18 voltage at S1H is at zero. The core zero crossings are 19 used to reset the PFC and start a new cycle. The positive 20 node of the DC side of bridge BR+ is connected through 21 capacitor C2 to BR-. C2 is selected for various line and 22 load conditions to de-couple switching current from the 23 line improving power factor. Primary of NSME sub-circuit 24

32

WO 01/26207 PCT/US00/26348 36

PFT1A (FIG. 18A) pin P1B connects to pin SNL1 of snubber sub-circuit SN (FIG. 30), sub-circuit PFB pin BR+ and 2 connects to node BR+. The return line for the rectified 3 AC power BR- is connected to the following pins; BR- of 4 sub-circuit BR, sub-circuit PFB pin BR-, sub-circuit AMP 5 resistor R26, capacitor 6 sense ||resistor R17], capacitor C2, sub-circuit CP pin CT0, 7 8 sub-circuit PFT1A pin S1CT and through EMI capacitor C1 to earth ground node LLO. Drain of output 9 switch Q1 is connected to diode D4 anode, sub-circuit 10 PFT1A pin P1A and snubber sub-circuit SN pin SNL2. 11 Additional rectification efficiency and protection is 12 achieved by adding sub-circuit DSN (FIG. 30A) in parallel 13 flyback diode D4. Sub-circuit provides reduces the high 14 voltage stress to Q1 until flyback diode D4 begins 15 16 conduction. Line coupled, power factor corrected boost regulated output voltage of the AC to DC converter stage 17 (FIG. 1) appears on node PF+. The regulated boost output 18 19 PF+ connects to the following; sub-circuit SN pin SNOUT, diode D4 cathode, capacitor [C16 | C17 | R17], and snubber 20 DSN (FIG. 30A) pin SNOUT. Magnetic element winding node 21 22 S1H of sub-circuit PFT1A is connected to CP pin CT1A and pin PFVC of sub-circuit PFB. Magnetic element winding 23 node S1L of sub-circuit PFT1A is connected to CP pin 24 CT2A. Sub-circuit PFB using the phase of the AC line, and 25 load voltage generates a command pulse PFCLK. Pin PFCLK 26 of sub-circuit PFB (FIG. 24) is connected to the input of 27 buffer amplifier pin GA1 of sub-circuit AMP1 (FIG. 29). 28 Buffered high-speed gate drive output pin GA2 of sub-29 circuit AMP is connected to gate of switch FET Q1. The 30 buffering provided by AMP shortens switch Q1 ON and OFF 31 times greatly reducing switch losses. The source of Q1 is

connected to current sense resistor R26, pin PFSC of sub-1 circuit PFB, connected then to return node BR-. The 2 voltage developed across R26 is feedback to PFB pin PFSC. 3 4 This signal is used to protect the switch in the event of an over current fault. Thermal switch THS1 is connected 5 to Q1. In the event Q1 reaches approximately 105C THS1 6 opens removing power to sub-circuit AMP, safely shutting 7 down the first stage. Normal operation resumes after the 8 switch temperature drops 20-30C closing THS1. Sub-circuit 9 10 feedback network FBA (FIG. 40A) pin PF1 is connected to sub-circuit PFB pin PF1. Converter output at node PF+ 11 (the junction of [C17 | C16] and D4) is connected to sub-12 circuit FBA pin PF+. The return line of sub-circuit FBA 13 pin BR- is connected to pin BR- of sub-circuit PFB. This 14 feed back is non-isolated; network values are selected 15 for a substantially constant 385-Volt output at PF+ 16 relative to BR-. The high-voltage haversine from the 17 rectifier section BR pin BR+ is connected to sub-circuit 18 PFB pin BR+. The haversine is used with an internal 19 multiplier by PFB to make the converter ACDCPF appear 20 resistive to the AC line. Sub-circuits LL1, BR, PFB, AMP, 21 FBA, IFB and PFT1A perform power factor Q1, OTP, 22 corrected AC to DC conversion. The regulated high voltage 23 output of this converter may be used use to power one or 24 more external converters connected to the PF+ and BR-25 nodes. The NSME sub-circuit PPT1A provides efficient 26 boost action at high power levels in a very small form 27 factor. Sub-circuit FBA provides high-speed feedback to 28 the converter the speed of the boost stage provides 29 precise output voltage regulation and active 30 rejection. This configuration provides power 31 corrected input transient protection, rapid line-load 32

response, excellent regulation, and quiet efficient 1 operation at high temperatures. 2

FIG. 4A is a schematic diagram of a power factor 3 corrected converter with auto load leveling sub-circuit 4 ACDCPF1. The invention is comprised of line filter sub-5 circuit LF (FIG. 20A), fast start sub-circuit FS1 (FIG. 6 45), transient diodes D460, D461, and D462 (FIG. 46) and inrush limiter sub-circuit SS1 (FIG. 44). A power factor 8 corrected regulated boost stage with sub-circuits PFB 9 (FIG. 24), snubber sub-circuit SNBB (FIG. 30B), magnetic 10 element sub-circuit PFT1A (FIG. 18A), sub-circuit CP1 11 (FIG. 26A), buffer sub-circuit AMP (FIG. 29), over 12 temperature sub-circuit OTP (FIG. 28), over voltage sub-13 circuit FB2 (FIG. 41A), and voltage feedback sub-circuit 14 FBD (FIG. 40D). Auto load-leveling resistor R345, filter 15 capacitor C1, PFC capacitor C2, flyback diode D4, switch 16 transistor Q1, hold up capacitors C442 and C417. 17

Figure 4A	Table
Element	Value/part
	number
C1	.01uf
C2	1.8uf
R26	0.05 ohms
Q1	ATP5014B2LC
D460	STA1206 DI
C442	330 uf
C417	0.58 uf
R345	1 MEG ohms

AC line is connected to sub-circuit LF (FIG. 20A) 18 between nodes LL1 and LL2. AC/earth ground is connected 19 20 to node LLO. The filtered and rectified AC line appears

on pin BR+ of sub-circuit LF connects to anode of transient diodes D460-462. Cathode of diodes D460-462 2 connects to node PF+ and main storage capacitor C442. 3 The line voltage is full-wave rectified converted to a 4 positive haversine appearing on node B+ of sub-circuit LF 5 Node B+ of filter sub-circuit LF connected to input pin BR2 of PFB (FIG. 24), positive of 7 8 C2, pin PB1 of PFT1A, pin B+ of SS1. Capacitor C2 is selected for various line and load conditions to de-9 couple switching current from the line improving power 10 factor. Fast start sub-circuit FS1 node TP17 connects to 11 sub-circuit CP1 pin TP17. Node VCC of CP1 connects to 12 13 pin PFA+ of power factor controller sub-circuit PFA (FIG. 24), auto load leveling resistor R345 connects to pin PF1 14 of PFB and PF1 of FBD. VCC of FS1 connects to over 15 16 temperature switch sub-circuit OTP (FIG. 28) pin GAP. start FS1 provides start up power until 17 converter is at full power. It also provides control 18 power in the event of an extended loss of boost. 19 S1H from PFT1A is connected to node PFVC sub-circuit PFB. 20 The zero crossing of the core bias are sensed when the 21 22 voltage at SH1 is at zero. The core zero crossings are used to reset U1B and start a new cycle. Primary of NSME 23 sub-circuit PFT1A (FIG. 18A) pin P1B connects to pin SNL2 24 of snubber sub-circuit SNBB (FIG. 30B), sub-circuit PFB 25 pin BR+ and connects to node B+. Return line for the 26 rectified AC power BR- is connected to the following 27 28 pins; BR- of sub-circuit LF, sub-circuit PFB pin BR-, sub-circuit AMP pin GAO, sub-circuit SS1 pin BR-, sense 29 30 resistor R26, sub-circuit SS1 pin BR-, capacitors C417 and C2, sub-circuit CP1 pin CT0, sub-circuit FB2 pin BR-, 31 sub-circuit FBD pin BR-, sub-circuit FS1 pin BR-, sub-32

40

circuit PFT1A pin S1CT and through EMI filter capacitor C1 to earth ground node LLO. Drain of output switch Q1 is 2 connected to diode D4 anode, sub-circuit PFT1A pin P1A 3 and snubber sub-circuit SNBB pin SNL2. Switch protection 4. 5 is achieved by adding sub-circuit SNBB (FIG. 30B) flyback diode D4. Sub-circuit SNBB provides parallel 6 reduces the high voltage stresses to **Q1** until flyback 7 8 diode D4 begins conduction. Regulated output voltage of the converter appears on node PF+. The regulated boost 9 output PF+ connects to the following; sub-circuit SNBB 10 pin SNOUT, diode D4 cathode, capacitor C417, sub-circuit 11 FS1 pin PF+, sub-circuit SS1 pin PF+, and diode D460-462 12 Magnetic element winding node S1H of sub-13 · circuit PFT1A is connected to CP1 pin CT1A and pin PFVC 14 of sub-circuit PFB. Magnetic element winding node S1L of 15 16 sub-circuit PFT1A is connected to CP1 pin CT2A. Subcircuit PFB using the phase of the AC line, and load 17 voltage generates a command pulse PFCLK. Pin PFCLK of 18 19 sub-circuit PFB (FIG. 24) is connected to the input of buffer amplifier pin GA1 of sub-circuit AMP1 (FIG. 29). 20 Buffered high-speed gate drive output pin GA2 of sub-21 22 circuit AMP is connected to gate of main switch Q1. The buffering provided by AMP shortens switch Q1 "ON" and 23 "OFF" times greatly reducing switch losses. The source of 24 Q1 is connected to current sense resistor R26, pin PFSC 25 of sub-circuit PFB, connected then to return node BR-. 26 The voltage developed across R26 is feedback to PFB pin 27 PFSC. This signal is used to protect the switch in the 28 event of an over current fault. Thermal switch THS1 is 29 30 thermally connected to Q1. In the event Q1 reaches approximately 105C THS1 opens removing power to sub-31 circuit AMP, safely shutting down boost operation. 32

Normal operation resumes after the switch temperature 1 drops 20-30C closing THS1. Sub-circuit feedback network 2 FBD (FIG. 40D) pin PF1 is connected to sub-circuit PFB 3 pin PF1. Sub-circuit feedback network FB2 (FIG. 41A) pin PF2 is connected to sub-circuit PFB pin PF2. This feed 5 back is non-isolated; network values are selected for a substantially constant 385-Volt output at PF+ relative to 7 8 The high-voltage haversine from the rectifier section pin B+ is connected to sub-circuit PFB pin BR+. 9 The haversine is used with an internal multiplier by PFB 10 to make the converter ACDCPF1 appear resistive to the AC 11 The regulated high voltage output of this 12 converter may be used use with one or more external 13 converters connected in parallel. A unique feature of the 14 converter ACDCPF1 is the automatic load-sharing feature. 15 Where the signal VCC varies as a function of load as 16 shown in FIG. 26B. Load leveling resistor connected 17 between nodes VCC and PF1 regulates the output voltage 18 lower as the load/boost increases. This unique action 19 allows units to be operated in parallel with out the 20 typical master slave connections. In this way the 21 22 lightly loaded converter will increase it's output voltage thus accepting more load. Like wise the heavy 23 loaded converter will reduce voltage, automatically 24 shedding load to parallel converters. In this way any 25 number of converters may be connected in parallel for 26 high power or redundant applications. In the prior art 27 master/slave configuration, loss of the master unit is 28 In the instant invention failure or catastrophic. 29 removal of a unit causes the remaining unit/units to 30 assume the additional load. The NSME sub-circuit PPT1A1 31 provides efficient boost action at high power levels in a 32

1 very small form factor. Inrush limiter sub-circuit SS1

- 2 allows "hot swapping" with minimal system disturbance.
- 3 The unique magnetic features allow full power operation
- 4 at temperature ranges were common art converters can not.
- 5 Providing high power factor, transient protection, low
- 6 inrush currents, excellent regulation, automatic recovery
- 7 from fault conditions and quiet efficient operation at
- 8 temperature extremes.
- 9 FIG. 5 is a graph comparing typical currents in 10 saturating and non-saturating magnetic elements. As the inductance does not radically change at high temperatures 11 and currents in the NSME, the large current spikes due to 12 13 the rapid reduction of inductance common in saturating magnetics is not seen. As a result, destructive current 14 levels, excessive gap leakage, magnetizing losses, and 15 magnetic element heating are avoided in NSME. 16
- FIG. 6 is a schematic for non-isolated low side switch buck converter sub-circuit NILBK. Sub-circuit NILBK consists of resistor R20, diode D6, capacitor C6, FET transistor Q111, sub-circuit CP (FIG. 26), subcircuit PFT1A (FIG. 18A), sub-circuit IFB (FIG. 40B), sub-circuit AMP (FIG. 29) and sub-circuit PWFM (FIG. 33).

23

Figure 6	Table
Element	Value/part number
R20	100k ohms
R20	STA1206 DI
Q111	IRFP460
C6	10uf

External power source **VBAT** connects to pins **DCIN+**25 and **DCIN-**. From **DCIN+** through resistor **R20** connects to

sub-circuit CP pin CP+, sub-circuit AMP pin GA+ and to 1 sub-circuit PWFM pin PWFM+. Resistor R20 provides startup 2 power to the converter before regulator sub-circuit CP 3 18-volt output. **VBAT** 4 reaches it full negative connected to pin DCIN- connects to sub-circuit PWFM pin 5 PWFM0, sub-circuit AMP pin GA0, Q111 source, sub-circuit 6 7 IFB pin FBE, sub-circuit CP pin CTO, and sub-circuit PFT1 pin S1CT. Magnetic element winding node S1H of sub-8 circuit PFT1A is connected to CP pin CT1A. 9 10 element winding node S1CT of sub-circuit connected to CP pin CTO. Magnetic element winding node 11 S1H of sub-circuit PFT1A is connected to CP pin CT2A. The 12 regulated 18 volts from sub-circuit CP+ is connected to 13 R20, sub-circuit AMP pin GA+ and to sub-circuit PWFM pin 14 PWFM+. Sub-circuit PWFM is designed for variable pulse 15 width operation. PWFM is configured for maximum pulse 16 width 90-95% with no feedback current from sub-circuit 17 IFB pin FBC. Increasing the feedback current reduces the 18 pulse-width and output voltage from converter NILBK. Sub-19 circuit PWFM clock/PWM output pin CLK is connected to the 20 input pin GA1 of buffer sub-circuit AMP. The output of 21 sub-circuit AMP pin GA2 is connected to the gate of Q111. 22 Input node DCIN+ connects to the cathode of flyback diode 23 D6, sub-circuit IFB pin OUT+, resistor RLOAD, capacitor 24 C6 and pin B+. The drain of Q111 is connected to sub-25 circuit PFT1 pin P1B and the anode of D6. Pin P1A of sub-26 circuit PFT1A is connected to capacitor C6, RLOAD, sub-27 circuit IFB pin OUT- and to node B-. With sub-circuit 28 29 PWFM pin CLK high buffer AMP output pin GA2 charges the gate of transistor switch Q111. Switch Q111 conducts 30 charging capacitor C10 through NSME PFT1A from source 31 VBAT and storing energy in PFT1A. Feedback output pin FBC 32

from sub-circuit IFB is connected to sub-circuit PWFM 1 pulse-width adjustment pin PW1. Sub-circuit IFB removes 2 current from PW1 commanding PWFM to reduce the pulse-3 width or on time of signal CLK. After sub-circuit PWFM 4 reaches the commanded pulse-width PWFM switches output 5 pin CLK low turning "off" Q111 stopping the current into 6 PFT1A. The energy not transferred into regulator sub-8 circuit CP load is released from NSME PFT1A into the now forward biased diode D6 charging capacitor C6. 9 modulating the "on" time of switch Q111 the converter 10 buck voltage is regulated. Regulated voltage is developed 11 across Nodes B- and B+. Sub-circuit IFB provides the 12 isolated feedback voltage to the sub-circuit PWFM. When 13 sub-circuit IFB senses the converter output (nodes B+ and 14 B-) is at the designed voltage, current from REF is 15 16 removed from PM1. Sinking current from PM1 commands the PWFM to a shorter pulse-width thus reducing the converter 17 output voltage. In the event the feedback signal from IFB 18 19 commands the PWFM to minimum output. Gate drive to switch Q111 is removed stopping all buck activity capacitor C6 20 discharges through RLOAD. Input current from VBAT is 21 sinusoidal making the converter very quiet. In addition 22 the switch Q111 is not exposed to large flyback voltage. 23 Placing less stress on the switches thereby increasing 24 MTBF. Sub-circuit NILBK takes advantage of 25 desirable properties of the NSME in this converter 26 Adjusting the NSME 100 (FIG. 18A) 27 topology. primary 28 inductance and component values in sub-circuit determines the output buck voltage. 29

FIG. 8 is a schematic for a tank coupled single stage converter sub-circuit TCTP. Sub-circuit TCTP consists of resistor R20 and RLOAD, capacitor C10,

Darlington transistors Q10 and Q20, sub-circuit CP (FIG.

26), sub-circuit PFT1 (FIG. 18), sub-circuit OUTB (FIG.

3 25A), sub-circuit IFB (FIG. 40B) and sub-circuit PWFM

(FIG. 33). 4

5

Figure 8	Table
Element	Value/part number
R20	5k ohms
Q10	TST541
Q20	IRFP460
C10	1.8uf

6

7 External power source VBAT connects to pins DCIN+ and DCIN-. From DCIN+ connects to Q10 collector then through resistor R20 connects to sub-circuit CP pin CP+ 9 and to sub-circuit PWFM pin PWFM+. Resistor R20 provides 10 startup power to the converter before regulator sub-11 circuit CP reaches it full 18-volt output. VBAT negative 12 is connected to pin DCIN- ground/return node GND. Node 13 **GND** connects to sub-circuit PWFM0 pin **PWFM0**, 14 collector, C10, sub-circuit CP pin CT0 and sub-circuit 15 PFT1 pin S1CT. Magnetic element winding node S1H of sub-16 circuit PFT1 is connected to CP CT1A. Magnetic element 17 winding node S1L of sub-circuit PFT1 is connected to CP 18 CT2A. Magnetic element winding node S1CT of sub-circuit 19 PFT1 is connected to CP pin CT0. Magnetic element winding 20 node S2H of sub-circuit PFT1 is connected to CP pin CT2A. 21 The regulated 18-volts from sub-circuit CP+ is connected 22 to R20 and to sub-circuit PWFM pin PWFM+. Sub-circuit 23 PWFM is designed for a constant 50% duty cycle variable 24 frequency generator. Sub-circuit PWFM clock output pin 25

CLK is connected to the base of Q10 and Q20. The emitters of Q10 and Q20 are connected to sub-circuit PFT1 pin P1B. 2 This forms an emitter follower configuration. Pin P1A of 3 sub-circuit PFT1 is connected through tank capacitor C10 to node GND. With PWFM CLK pin high forward biased 5 transistor Q10 supplies current to the tank from BAT1 charging capacitor C10 through NSME PFT1 and transferring 7 energy into PFT1. Sub-circuit PWFM switches CLK 8 turning "off" Q10 stopping the current into PFT1. Energy 9 not transferred into the load is released from NSME PFT1 10 into the now forward biased PNP transistor Q20 back into 11 capacitor C10. Thus any energy not used by the secondary 12 loads is transferred back to the primary tank to be used 13 next cycle. When the switching occurs at the resonant 14 frequency large circulating currents develop in the tank. 15 16 Also C10 is charged and discharged to very large voltages. Oscillograph in FIG. 35 is the actual voltage 17 developed across capacitor C10 with VBAT equal to 18 18 volts. A very large 229-Volts peak to peak was developed 19 across the nodes P1A and P1A of NSME PFT1. The large 20 primary voltage generates large biases in the NSME PFT1 21 22 to be flux harvested by the windings 102 and 103 (FIG. 18) and transferred to a load or rectifier sub-circuit 23 OUTB. Magnetic element winding node S2L of sub-circuit 24 PFT1 is connected to OUTB C8b. Magnetic element winding node S2H of sub-circuit PFT1 is connected to C7B of sub-26 circuit OUTB node OUT-. Node OUT- is connected to RLOAD, 27 pin B- and to sub-circuit IFB pin OUT-. Rectified power 28 is delivered to pin OUT+ of OUTB and is connected to 29 RLOAD, pin B+ and to sub-circuit IFB pin OUT+. Sub-30 circuit IFB provides the isolated feedback signal to the 31 sub-circuit PWFM. Frequency control pin FM1 of 32

circuit PWFM is connected to sub-circuit IFB pin FBE. 1

Internal reference pin REF of sub-circuit 2 PWFM

connected to sub-circuit IFB pin FBC. PWFM is designed to 3

operate at the resonate frequency of the tank. When sub-4

circuit IFB senses the converter output is at 5

designed voltage, current from REF is injected into FM1. 6

Injecting current into FM1 commands PWFM to a lower 7

frequency. Operating below resonance reduces the amount 8

of energy added to the primary tank thus reducing the 9

10 converter output voltage. In the event the feedback

signal from IFB commands the PWFM to 0-Hz all primary 11

activity stops. Input current from VBAT is sinusoidal 12

13 making the converter very quiet. In addition the switches

Q10 and Q20 are never exposed to the large circulating 14

voltage (FIG. 35). Placing less stress on the switches 15

16 thereby increasing the MTBF. Sub-circuit TCTP takes

advantage of the desirable properties of the NSME in this 17

converter topology. Adjusting secondary turns allows TCTP 18

to generate very large AC or DC output voltages as well 19

as low-voltage high current outputs. 20

FIG. 9 is a schematic for non-isolated low side 21

22 switch boost converter sub-circuit NILSBST. Sub-circuit

NILSBST consists of resistor R20 and RLOAD, diode D6, 23

capacitor C6, FET transistor Q111, sub-circuit CP (FIG. 24

26), sub-circuit PFT1A (FIG. 18A), sub-circuit FBI (FIG. 25

41), sub-circuit AMP (FIG. 29) and sub-circuit PWFM (FIG. 26

33). 27

Figure 9	Table
Element	Value/part number
R20	100k ohms
Q111	IRFP460

PCT/US00/26348

D6	STA1206 DI
C6	200uf

power source VBAT connects to pins DCIN+ External and DCIN-. From DCIN+ Resistor R20 connects to subcircuit CP pin CP+, sub-circuit AMP pin GA+ and to subcircuit PWFM pin PWFM+. Resistor R20 provides startup power to the converter before regulator sub-circuit CP 5 full 18-volt output. **VBAT** 6 reaches it negative connected to pin DCIN- and ground return node GND. Node 7 GND connects to sub-circuit PWFM pin PWFM0, sub-circuit 8 AMP pin GAO, Q111 source, sub-circuit FBA pin BR-, sub-9 circuit FBA pin FBA, sub-circuit CP pin CTO, capacitor 10 C6, resistor RLOAD, transistor Q111 source, and sub-11 circuit PFT1 pin S1CT. Magnetic element winding node S1H 12 sub-circuit PFT1A is connected to CP pin CT1A. 13 Magnetic element winding node S1CT of sub-circuit PFT1 is 14 connected to CP pin CTO. Magnetic element winding node 15 S2H of sub-circuit PFT1A is connected to CP pin CT2A. The 16 regulated 18 volts from sub-circuit CP+ is connected to 17 R20, sub-circuit AMP pin GA+ and to sub-circuit PWFM pin 18 PWFM+. Sub-circuit PWFM is designed for variable pulse 19 width operation. PWFM is configured for maximum pulse 20 width 90-95% (maximum boost voltage) with no feedback 21 current from sub-circuit FBI. Increasing the feedback 22 current reduces the pulse-width reducing the 23 voltage and reducing the output from converter NILSBST. 24 Sub-circuit PWFM clock/PWM output pin CLK is connected to 25 the input pin GA1 of buffer sub-circuit AMP. The output 26 of sub-circuit AMP pin GA2 is connected to the gate of 27 Q111. Input node DCIN+ connects to the NSME PFT1A pin 28 P1A. The drain of Q11 is connected to sub-circuit PFT1A 29

pin P1B and the anode of D6. Cathode of diode D6 is 1 2 connected to sub-circuit FBA pin PF+, resistor RLOAD, C6 and pin BK+. With sub-circuit PWFM pin CLK high buffer 3 AMP output pin GA2 charges the gate of transistor switch 4 Switch Q111 conducts reverse biasing diode D6 5 capacitor C10 stops charging through NSME PFT1A from 6 source VBAT. During the time Q111 is conducting, energy 7 is stored in NSME sub-circuit PFT1A. Feedback output pin 8 FBC from sub-circuit FBI is connected to sub-circuit PWFM 9 10 pulse-width adjustment pin PW1. Sub-circuit FBI removes current from PW1 commanding PWFM to reduce the pulse-11 width or on time of signal CLK. After sub-circuit PWFM 12 13 reaches the commanded pulse-width PFFM switches CLK low turning "off" Q111 stopping the current into PFT1A. The 14 energy not transferred into regulator sub-circuit CP load 15 is released from NSME PFT1A into the now forward biased 16 diode D6 charging capacitor C6. By modulating the "on" 17 time of switch Q111 the converter boost voltage is 18 regulated. Regulated voltage is developed across Nodes B-19 and B+. Sub-circuit IFB provides the feedback current to 20 the sub-circuit PWFM. When sub-circuit IFB senses the 21 converter output (nodes B+ and B-) is at or greater than 22 the designed voltage, current is removed from PM1. 23 24 Sinking current from PM1 commands the PWFM to a shorter pulse-width thus reducing the converter output voltage. 25 In the event the feedback signal from IFB commands the 26 PWFM to minimum output. Gate drive to switch Q111 is 27 removed stopping all boost activity capacitor C6 charges 28 to VBAT. Input current from VBAT is sinusoidal making the 29 converter very quiet. In addition the switch Q111 is not 30 exposed to large flyback voltage. Placing less stress on 31 the switches thereby increasing the MTBF. Sub-circuit 32

NILBK takes advantage of the desirable properties of the

NSME in this converter topology. Adjusting the NSME 100 2

(FIG. 18A) primary inductance and component values in 3

sub-circuit IFB determines the output boost voltage. 4

FIG. 10 is a schematic for a two stage isolated DC 5

to DC boost controlled push-pull converter BSTPP. Sub-

circuit BSTPP consists of diode D14, capacitor C14, FET

transistor Q14, sub-circuit REG (FIG. 36), sub-circuit 8

BL1 (FIG. 18B), sub-circuit IFB (FIG. 40B), sub-circuit 9

AMP (FIG. 29), sub-circuit DCAC1, and sub-circuit PWFM 10

(FIG. 33). External power source VBAT connects to pins 11

DCIN+ and DCIN-. 12

Figure 10	Table
Element	Value/part number
Q31	IRFP460
D14	STA1206 DI
C14	10uf

From pin DCIN+ connects to sub-circuit REG pin RIN+ 13 and sub-circuit BL1 pin P1A. Voltage regulator sub-circuit 14 output pin +18V connects to sub-circuit AMP pin GA+ and 15 to sub-circuit PWFM pin PWFM+. Sub-circuit REG provides 16 regulated low voltage power to the controller and to the 17 main switch buffers. VBAT negative is connected to pin 18 DCIN- and ground return node GND. Node GND connects to 19 sub-circuit PWFM pin PWFM0, sub-circuit AMP pin GA0, Q14 20 source, capacitor C14, sub-circuit IFB pin FBE, 21 circuit REG pin REGO, sub-circuit DCAC1 pin DC-. Sub-22 circuit PWFM (FIG. 33) is designed for variable pulse 23 width operation. The nominal frequency is between 20-24 600Khz PWFM is configured for maximum pulse width 90% 25 (maximum boost voltage) with no feedback current from 26

sub-circuit FBI. Increasing the feedback current reduces 1 the pulse-width reducing the boost voltage and reducing 2 from converter BSTPP. Sub-circuit 3 output clock/PWM output pin CLK is connected to the input pin 4 GA1 of buffer sub-circuit AMP (FIG. 29). The output of 5 switch speed up buffer sub-circuit AMP pin GA2 6 connected to the gate of Q14. Input node DCIN+ connects 7 8 to the NSME BL1 pin P1A. The drain of Q14 is connected to sub-circuit BL1 pin P1B and the anode of D14. Cathode of 9 flyback diode D14 is connected to sub-circuit DCAC1 pin 10 DC+ and C14. With sub-circuit PWFM pin CLK high buffer 11 AMP output pin GA2 charges the gate of transistor switch 12 Q14. Switch Q14 conducts reverse biasing diode 13 capacitor C14 stops charging through NSME BL1 from source 14 VBAT. During the time Q14 is conducting, energy is stored 15 16 in NSME sub-circuit BL1. Feedback output pin FBC from sub-circuit IFB is connected to sub-circuit PWFM pulse-17 width adjustment pin PW1. Sub-circuit IFB removes current 18 from PW1 commanding PWFM to reduce the pulse-width or 19 "on" time of signal CLK. After sub-circuit PWFM reaches 20 the commanded pulse-width PFFM switches CLK low turning 21 22 "off" Q14 stopping the current into BL1. The energy is released from NSME **BL1** into the now forward biased 23 flyback diode D14 charging capacitor C14. By modulating 24 the "on" time of switch Q14 the converter boost voltage 25 is regulated. Regulated voltage is developed across C14 26 Nodes DC+ and GND is provided to the isolated constant 27 frequency push-pull DC to AC converter sub-circuit DCAC1 28 (FIG. 2). Sub-circuit DCAC1 provides efficient conversion 29 of the regulated boost voltage to a higher or lower 30 voltage set by the magnetic element-winding ratio. The 31 center tap of the push-pull output magnetic is connected 32

**52** 

to, sub-circuit OUTB pin OUT-, RLOAD, sub-circuit IFB pin 1 OUT- and the pin OUT- forming the return line for the 2 load and feedback network. Output of sub-circuit DCAC1 3 pin ACH is connected to sub-circuit OUTB pin C7b. Output 4 of sub-circuit DCAC1 pin ACL is connected to sub-circuit 5 OUTB pin C8b. Sub-circuit OUTB provides rectification of 6 the AC power generated by sub-circuit DCAC1. Since the 7 non-saturating magnetic converter has low output ripple, 8 minimal filtering is required by OUTB. This further 9 10 reduces cost and improves efficiency as losses to filter components are minimized. Sub-circuit IFB provides the 11 isolated feedback current to the sub-circuit PWFM. When 12 13 sub-circuit IFB senses the converter output (nodes OUT+ and OUT-) is greater than the designed/desired voltage, 14 current is removed from node PM1. Sinking current from 15 PM1 commands the PWFM to a shorter pulse-width thus 16 reducing the converter output voltage. In the event the 17 feedback signal from IFB commands the PWFM to minimum 18 output. Gate drive to switch Q14 is removed stopping all 19 boost activity capacitor C14 charges to VBAT. As the non-20 saturating does not saturate the destructive noisy 21 current "spikes" common to prior art are absent. Input 22 current from VBAT to charge C14 is sinusoidal making the 23 24 converter very quiet. In addition the switch Q14 is not exposed a potentially destructive current spike. Placing 25 less stress on the switches thereby increasing the MTBF. 26 BSTPP takes advantage of 27 Sub-circuit the desirable properties of the NSME. Adjusting the NSME BL1 (FIG. 18B) 28 sets the amount of boost voltage available to the final 29 isolation stage. Greater efficiencies are 30 push-pull achieved at higher voltages. The final output voltage is 31 set by the feedback set point and the turns ratio of the 32

- push-pull element PPT1 (FIG. 19).
- FIG. 11 is a graph of permeability as a function of
- 3 temperature for typical prior art magnetic element
- 4 material. The high permeability material in FIG. 11
- 5 exhibits large changes in permeability of almost 100%
- 6 over a 100C range as compared to the less than 5% change
- 7 for the material in FIG. 17. The increase in permeability
- 8 at high temperatures of the prior art material increases
- 9 the flux density resulting in core saturation for a
- 10 constant power level. (See FIG. 12) Thus the prior art
- 11 core must be derated at least 100% to operate over
- 12 extended temperatures. The instant invention takes
- 13 advantage of the desirable properties of the NSME.
- 14 Eliminating the need to derate the magnetic element. As
- 15 the magnetic element performs better at high
- 16 temperatures, currently limited by melting wire
- 17 insulation.
- 18 FIG. 12 is a graph of flux density as a function of
- 19 temperature for typical prior art magnetic element
- 20 material. The reduction of maximum flux density with
- 21 temperature is typical of the saturating magnetic element
- 22 prior art material. Thus the prior art core is commonly
- 23 derated at least 100% to operate over extended
- 24 temperatures. Resulting in a larger more expensive
- 25 design, and or the requirement to cool the core.
- 26 FIG. 12A is a graph of magnetic element losses for
- 27 various flux densities and operating frequencies typical
- 28 of prior art magnetic element material.
- 29 **FIG. 13** is a graph showing standard switching
- 30 losses. The hashed area represents the time when the
- 31 switch is in a resistive state. The hashed area is
- 32 proportional to the amount of energy lost each time the

output switch operates. Total power lost is the product 1

- 2 of the loss per switch times the switching frequency.
- FIG. 14 is a graph showing the inventions switching 3
- 4 losses. The hashed area represents the time when the
- switch is in a resistive state. The smaller hashed area 5
- is due to the action of the buffer in FIG. 29 and the 6
- snubber isolation diode D805 in FIG. 30. Generally the 7
- NSME has a wider usable frequency band and can be 8
- magnetized from higher primary voltages. Higher operating 9
- 10 voltages have proportionally smaller currents for a given
- power level thus proportionally lower losses. Switching 11
- losses more closely resemble I'R losses. Most switching 12.
- loss occurs during turn "on" and turn "off" transitions; 13
- total switching losses are reduced proportionally by the 14
- lower switching frequencies and faster transition times 15
- characteristic of the disclosed NSME converters. 16
- addition the properties of the NSME allow operation at 17
- temperature extremes beyond the tolerance of standard 18
- prior art magnetics and their geometry's. The combined 19
- contributions of the above yields a converter that 20
- requires little or no forced air-cooling. (See FIG. 15, 21
- 16, and 17) 22
- FIG. 15 is a graph of the NSME magnetization curves 23
- for Kool Mu material. The invention makes advantageous 24
- use of the available saturation range of the NSME. 25
- FIG. 15A is a graph of the magnetization curves for 26
- H Material. 27
- FIG. 16 is a graph of the Kool Mu NSME losses for 28
- various flux densities and operating frequencies. It can 29
- 30 be seen from the data that much higher flux densities are
- available per unit losses over the prior art. 31

FIG. 17 is a plot of permeability vs. temperature for several Kool Mu materials. This data demonstrates the usefulness and stability of the magnetic properties over

FIG. 18 is a schematic representation of the non-6 saturating magnetic boost element PFT1. Sub-circuit PFT1

7 consists of a primary winding 100 around a NSME 101 with

8 two center-tapped windings 102 and 103.

4

temperature.

Figure 18	Table
Element	Value/part number
100	55 turns 203uh
101	2 x 77932-A7
102	14 turns
102	14 turns

The primary winding 100 has nodes P1B and P1A for connections to external AC source. Secondary 102 winding 10 has center-tapped node S1CT and node S1H and 11 connections to the upper and lower halves respectively. 12 Secondary 103 winding has center-tapped node S2CT and 13 node S2H and S2L connections to the upper and lower 14 halves respectively. Both 102 and 103 are connected to 15 external full-wave rectifier assemblies. Magnetic element 16 magnetic element 101 comprises a non-saturating, low 17. permeability magnetic material. The permeability is on 18 19 the order of 26u with a range of 1u to 550u, as compared to the prior art, which ranges from 1500 to 5000u. 20 Flyback management is of concern when using NSME in a 21 boost converter because the magnetic element generates 22 high drain source voltages across the primary switch 23 during the reverse recovery time of the flyback (output) 24 diode. The magnitude per cycle of flyback current from 25

NSME is greater for a given input magnetizing force 1 relative to the prior art. (See FIG. 5) For example, Kool 2 Mu torroids (Materials from Magnetics) are suitable for 3 this application. This material is not identified by way of limitation. The material comprises, by weight, 85% 5 iron, 6% aluminum, and 9% silicon. Further, the magnetic 6 element may be air, (permeability=1); a molypermalloy 7 8 powder, (MPP) a high flux MPP, a powder, a 9 ferrite, a tape wound, a cut magnetic element, a 10 laminated, or an amorphous magnetic element. Unlike the prior art, the NSME is temperature tolerant in that the 11 critical parameters of permeability and saturability 12 13 remain substantially unaffected during extreme thermal 14 operation over time. Some materials such as air also exhibit little or no change in permeability or saturation 15 levels over time, temperature, and conditions. The prior 16 art uses high permeability saturable materials often 17 18 greater than 2000u permeability. These magnetics exhibit undesirable changes in permeability and saturation during 19 operation at or near rated output making operation at 20 high power levels and temperature difficult. See the 21 permeability vs. temperature FIG. 11. This deficiency is 22 overcome by the use of expensive oversized magnetic 23 24 elements or output current sharing with supplies. (See the graph  $b_{sat}$  vs. temperature **FIG. 12**) 25 invention takes advantage of the desirable 26 27 properties of NSME. See the permeability vs. temperature FIG. 17. Prior art saturating magnetic element commonly 28 is operating at frequencies greater than 500KHz to 29 30 achieve greater power levels. As a result practitioners experience exponentially greater core losses (see FIG. 31

12A) at high frequencies. NSME support operation at lower frequencies 20-600KHz further reducing switching losses 2 and magnetic element losses allowing operation at even 3 higher temperatures. See the loss density vs. density FIG. 16. Unlike the prior art, the instant 5 invention uses voltage mode control with over-current 6 shutdown. Material selection is also based upon mass and 7 8 efficiency. By increasing the mass of the magnetic element, more energy is coupled more efficiently. Since there are reduced losses, the dissipation profile follows 10 I2R/copper losses. The magnetic element is operated at 11 duty cycles of 0%+ to 90%, which, when used to control 12 13 primary side push-pull voltage, results in efficiencies on the order of 90%. 14

FIG. 18A is a schematic representation of the NSME
PFT1A Sub-circuit transformer PFT1A consists of a primary
winding 100 around a NSME 101 with a center-tapped
winding 102.

Figure 18A	Table
Element	Value/part number
100	55 turns 230uh
101	2 x 77932-A7
102	14 turns

The primary winding 100 has nodes P1B and P1A for 19 connections to external AC source. Secondary 102 winding 20 has center-tapped node S1CT and node S1H 21 connections to the upper and lower halves respectively. 22 Winding 102 are typically connected to external full-wave 23 rectifier assemblies. Magnetic element 101 comprises a 24 non-saturating, low permeability magnetic material. The 25 permeability is on the order of 26u with a range of 1u to 26

1 550u, as compared to the prior art, which is on the order of 2500u.

Flyback management is of concern when using such a 3 4 magnetic element because the magnetic element generates high drain source voltages across the primary switch 5 during the reverse recovery time of the flyback diode. 6 7 Flyback current is available for longer periods after the primary switch opens. (See FIG. 5) For example, Kool Mu 8 (Materials from suitable for 9 Magnetics are application. This material is not identified by way of 10 limitation. The material comprises, by weight: 85% iron, 11 6% aluminum, and 9% silicon. Further, the magnetic 12 element be air; (air magnetic element 13 may permeability=1); a molypermalloy powder (MPP) magnetic 14 element; a high flux MPP magnetic element; a powder 15 magnetic element; a gapped ferrite magnetic element; a 16 tape wound magnetic element; a cut magnetic element; a 17 18 laminated magnetic element; or an amorphous magnetic element. During operation the temperature of the NSME 19 permeability slowly decreases, thereby rises, the 20 increasing the saturation point. Some materials such as 21 air exhibit no or very small changes in permeability or 22 levels. Unlike 23 saturation prior art using permeability materials greater than 2000u permeability 24 25 rapidly increases at high temperatures. See the permeability vs. temperature FIG. 11. Prior art also 26 suffers from reduced magnetic element saturation levels 27 at high temperatures, making operation at high power 28 29 levels and temperature difficult and may require the use of expensive oversized magnetic elements. See the graph 30 bsat temperature FIG. 12 this invention takes 31 vs.

1 advantage of the desirable NSME properties. See the

2 permeability vs. temperature FIG. 17. Operation at lower

3 frequencies 20-600KHz reduces switching losses and

4 magnetic element losses allowing operation at higher

5 temperatures. See the loss density vs. flux density FIG.

6 16. Unlike the prior art, the instant invention uses

7 voltage mode control with over-current shutdown. Material

8 selection is also based upon mass and efficiency. By

9 increasing the mass of the magnetic element, more energy

10 is coupled more efficiently. Since there are reduced

11 losses, the dissipation profile follows I2R/copper

12 losses. The magnetic element is operated at duty cycles

of 0%+ to 90%, which, when used to control the primary

14 side push-pull voltage, results in efficiencies on the

15 order of 90%.

16 FIG. 18B is a schematic representation of the NSME 17 BL1 Sub-circuit BL1 consists of a winding 100 around a 18 NSME 101.

Figure 18	Table
Element	Value/part number
107	40 turns 50uh
101	2 x 77932-A7

Magnetic element **BL1** may also be constructed from 19 one or more magnetic elements in series or parallel. 20 Assuming minimal mutual coupling the total inductance is 21 the arithmetic sum of the individual inductances. For 22 elements in parallel the (assuming minimal 23 coupling) the total inductance is the reciprocal of the 24 arithmetical sum of the reciprocal of the individual 25 inductances. In this way multiple magnetic elements may 26 be arranged to meet packaging, manufacturing, and power 27

requirements. The primary winding 100 has nodes P2B and 1 P2A for connections to external AC source. Magnetic 2 element 101 comprises a non-saturating, low permeability 3 magnetic material. The permeability is on the order of 4 26u with a range of 1u to 550u, as compared to the prior 5 art, which is on the order of 2500 to 5000u. Flyback 6 management is of concern when using such a magnetic 7 element because the magnetic element generates high drain 8 source voltages across the primary switch during the 9 10 reverse recovery time of the flyback diode. current is available for longer periods after the primary 11 switch opens. (See FIG. 5) For example, Kool 12 13 (Materials from Magnetics are suitable for application. This material is not identified by way of 14 limitation. The material comprises, by weight: 85% iron, 15 6% aluminum, and 9% silicon. Further, the magnetic 16 element may be air (air magnetic element permeability=1); 17 a molypermalloy powder (MPP) magnetic element; a high 18 flux MPP magnetic element; a powder magnetic element; a 19 gapped ferrite magnetic element; a tape wound magnetic 20 element; a cut magnetic element; a laminated magnetic 21 an amorphous magnetic element. During 22 element; or operation temperature of the magnetic element rises, the 23 permeability slowly decreases, thereby increasing the 24 saturation point. Some materials such as air exhibit no 25 or very small changes in permeability or saturation 26 27 levels. Unlike prior art using high permeability materials than 2000u permeability 28 greater increases at high temperatures. See the permeability vs. 29 11). Prior art also suffers from (FIG. 30 temperature reduced magnetic element saturation levels 31

temperatures, making operation at high power levels and

32

temperature difficult and may require the use of 1 expensive oversized magnetic elements. (See the graph  $b_{\text{sat}}$ 2 vs. temperature FIG. 12) This invention takes advantage 3 of the desirable NSME properties. (See the permeability 4 vs. temperature FIG. 17.) Prior art often operates at 5 high switching frequencies 100-1000 kHz to avoid the 6 saturation problem. Only to increase switching and core 7 8 losses. (See FIG. 12A) This inventions use of the desirable NSME properties allows operation at lower 9 frequencies 20-600KHz further reducing switching losses 10 and magnetic element. See the loss density vs. flux 11 density FIG. 16. Unlike the prior art, the instant 12 invention uses voltage mode control with over-current 13 shutdown. Material selection is also based upon mass and 14 efficiency. By increasing the mass of the magnetic 15 16 element, more energy is coupled more efficiently. Since there are reduced losses, the dissipation profile follows 17 I2R/copper losses. 18

19 FIG. 18C is a schematic representation distributed NSME PFT1D. This is shown to exemplify 20 distributed magnetics enable advantageous high voltage 21 converter design variations that support form factor 22 flexibility and multiple parallel secondary outputs from 23 series coupled voltage divided primary windings across 24 multiple NSME. This magnetic strategy is useful 25 addressing wire insulation, form factor and packaging 26 limitations, circuit complexity and manufacturability. In 27 this example a 500W converter is required to fit in a low 28 Sub-circuit PFTD1 consists of three 29 profile package. 30 magnetic elements 120, 121 and 124 with series connected primaries. 31

Figure 18C	Table
Element	Value/part number
113	77352-A7
122	23 Turns
123	23 Turns
112	67uh (55 turns)
114	77352-A7
116	67uh (55 turns)
117	77352-A7
118	67uh (55 turns)

AC voltage is applied to 112 pin P1B then from P1C through conductor 115 to 116 pin P1D. Winding 116 pin P1E is connected through conductor 119 to 118 pins P1F then 3 to pin P1A. Original Sub-circuit PFT1 (FIG. 18) consists 4 of a primary winding 100 around a NSME 101 with two 5 center-tapped windings 122 and 123. By way of example 6 sub-circuit PFT1D will be implemented as three magnetic 7 elements. For a 500-watt expression a total inductance of 203 uH is required in winding 100 (FIG. 18). Dividing the 9 primary inductance by the number of elements, in this 10 case three requires elements 112, 116 and 118 have 67 uH 11 of inductance. The energy storage is equally distributed 12 over the magnetic assembly 120, 121 and 124. The 500 watt 13 converter in (FIG. 1) employs two (Kool Mu part number 14 77932-A7) 0.9 oz (25 gram) NSME to form 101 (FIG. 18). 15 Sub-circuit PFT1 magnetic element 101 (FIG. 18) may be 16 expressed as three 0.5-0.7 oz (14-19 gram) elements. 17 Three 0.5-oz Kool Mu elements (part number 77352-A7) were 18 19 selected. To realize 67 uH of primary inductance 55 turns are required for elements 112, 116 and 118. The primary 20 circuit has nodes P1B and P1A for connections to external 21

AC source. Secondary 102 winding has center-tapped node 1 S1CT and node S1H and S1L connections to the upper and 2 lower halves respectively. Secondary 123 winding has 3 4 center-tapped node S2CT and node S2H and S2L connections to the upper and lower halves respectively. Both 122 and 5 are connected to external full-wave rectifier 6 7 assemblies. Magnetic element magnetic element 120, 121 124 comprises a non-saturating, low permeability 8 magnetic material. The permeability is on the order of 9 26u with a range of 1u to 550u, as compared to the prior 10 art, which is on the order of 2500u. Flyback management 11 is of concern when using such a magnetic element because 12 the magnetic element generates high drain source voltages 13 across the primary switch during the reverse recovery 14 time of the flyback diode. Flyback current is available 15 for longer periods after the primary switch opens. (See 16 FIG. 5) For example, Kool Mu (Materials from Magnetics 17 are suitable for this application. This material is not 18 identified by way of limitation. The material comprises, 19 9% silicon. by weight: 85% iron, 6% aluminum, and 20 Further, the magnetic element may be air (air magnetic 21 element permeability=1); a molypermalloy powder (MPP) 22 magnetic element; a high flux MPP magnetic element; a 23 powder magnetic element; a gapped ferrite magnetic 24 element; a tape wound magnetic element; a cut magnetic 25 element; a laminated magnetic element; or an amorphous 26 magnetic element. During operation the temperature of the 27 permeability slowly decreases, 28 29 increasing the saturation point. Some materials such as air exhibit no or very small changes in permeability or 30 saturation levels. Unlike prior art using 31 permeability materials greater than 2000u permeability 32

at high temperatures. increases See the 1 rapidly permeability vs. temperature FIG. 11. Prior art also 2 suffers from reduced magnetic element saturation levels 3 at high temperatures, making operation at high power 4 levels and temperature difficult and may require the use 5 of expensive oversized magnetic elements. (See the graph 6 temperature FIG. 12) This invention takes 7 advantage of the desirable NSME properties. See 8 the permeability vs. temperature FIG. **17**. Prior 9 saturating magnetic element commonly is operating at 10 frequencies greater than 500KHz to achieve greater power 11 practitioners experience 12 levels. As а result exponentially greater core losses (see FIG. 12A) at high 13 frequencies. NSME allows operation at lower frequencies 14 20-600KHz further reduces switching losses and magnetic 15 element losses allowing operation at even 16 temperatures. (See the loss density vs. flux density FIG. 17 18 16) Unlike the prior art, the instant invention uses voltage mode control with over-current shutdown. Material 19 selection is also based upon mass and efficiency. By 20 increasing the mass of the magnetic element, more energy 21 is coupled more efficiently. Since there are reduced 22 losses, the dissipation profile follows I2R/copper 23 losses. The magnetic element is operated at duty cycles 24 of 0%+ to 90%, which, when used to control the primary 25 side push-pull voltage, results in efficiencies on the 26 27 order of 90%.

FIG. 19 is a schematic representation of the non-29 saturating push-pull magnetic element sub-circuit PPT1.

30 Sub-circuit **PPT1** consists of a center-tapped primary 31 winding **104** around a NSME **106** with one secondary center-

1 ta	apped	winding	105.
------	-------	---------	------

Figure 19	Table
Element	Value/part number
106	77259-A7
105	10 Turns
104	70 Turns

The primary winding 104 has nodes P2H and P2L for connections to external AC sources, and common center-tap 3 node P2CT. Secondary 105 winding has center-tapped node 4 SCT and nodes SH and SL connections to the upper and 5 lower halves respectively. The invention is not limited 6 to a single output. More secondary windings may be added 7 for additional outputs. Secondary 105 is connected to an 8 external full-wave rectifier assembly (Example FIG. 25 or 9 26). The magnetic element magnetic element 106 comprises 10 a non-saturating, low permeability magnetic material. The 11 permeability is on the order of 26u with a range of 1u to 12 550u, as compared to the prior art, which is on the order 13 of 2500u. Flyback management is of concern when using 14 such a magnetic element as high drain source voltages 15 across the primary switch are generated during the 16 reverse recovery of the flyback diode. The 17 flyback current is available for a longer period. 18 FIG. 5) For example, Kool Mu (magnetic elements 19 suitable for this application. This 20 Magnetics are material is not identified by way of limitation. 21 material comprises, by weight; 85% iron, 6% aluminum, and 22 9% silicon. Further, the magnetic element may be air 23 (comprise an air magnetic element); a molypermalloy 24 powder (MPP) magnetic element; a high flux MPP magnetic 25 element; a powder magnetic element; a gapped ferrite 26

magnetic element; a tape wound magnetic element; a cut 1 magnetic element; a laminated magnetic element; or an 2 element. During operation magnetic amorphous 3 temperature of the NSME rises, the permeability slowly 4 thereby increasing the saturation 5 decreases, art using high permeability materials Unlike prior 6 greater than 2000u permeability rapidly increases at high 7 8 temperatures. See the permeability vs. temperature FIG. 11. Prior art also suffers from reduced magnetic element 9 saturation levels at high temperatures, making operation 10 at high power levels and temperature difficult and may 11 require the use of expensive oversized magnetic elements. 12 (See the bsat vs. temperature FIG. 12) This invention 13 takes advantage of the desirable NSME properties. (See 14 the permeability vs. temperature (FIG. 17) Operation at 15 lower frequencies 20-600KHz reduces switching losses and 16 magnetic element losses allowing operation at 17 temperatures. See the loss density vs. flux density FIG. 18 16. Unlike the prior art, the instant invention uses 19 voltage mode control with over-current shutdown. Material 20 selection is also based upon mass and efficiency. By 21 increasing the mass of the magnetic element, more energy 22 is coupled more efficiently. Since there are reduced 23 I2R/copper the dissipation profile follows 24 losses. The magnetic element primary is driven in a push-25 pull fashion at a duty cycle of 48-49% resulting in 26 efficient use of the magnetic element volume. 27 FIG. 19A is a schematic representation of the non-28

saturating push-pull magnetic element sub-circuit PPT1.

Sub-circuit PPT1 consists of a center-tapped primary winding 134 around a NSME 136 with one secondary center-tapped winding 135.

Figure 19A	Table
Element	Value/part number
136	77259-A7
135	10 Turns
134	70 Turns

The primary winding 134 has nodes P2H and P2L for connections to external AC sources, and common center-tap 2 node P2CT. Secondary 135 winding has center-tapped node 3 SCT and nodes SH and SL connections to the upper and 4 lower halves respectively. The invention is not limited 5 to a single output winding. More secondary windings may 6 added for additional outputs. Secondary 135 7 be connected to an external full-wave rectifier assembly such as OUTA (FIG. 25), OUTB (FIG. 25A) and OUTBB (FIG. 9 magnetic element 136 comprises 10 The low permeability magnetic material. saturating, 11 permeability is on the order of 26u with a range of 1u to 12 550u, as compared to the prior art, which is on the order 13 of 2500u. Flyback management is of concern when using 14 such a magnetic element as high drain source voltages 15 across the primary switch are generated during the 16 reverse recovery of the flyback diode. The 17 flyback current is available for a longer period. 18 FIG. 5) For example, Kool Mu (magnetic elements from 19 Magnetics are suitable for this application. 20 material is not identified by way of limitation. The 21 material comprises, by weight; 85% iron, 6% aluminum, and 22 9% silicon. Further, the magnetic element may be air 23 (comprise an air magnetic element); a molypermalloy 24 powder (MPP) magnetic element; a high flux MPP magnetic 25 element; a powder magnetic element; a gapped ferrite 26

magnetic element; a tape wound magnetic element; a cut 1 magnetic element; a laminated magnetic element; or an 2 element. During operation amorphous magnetic 3 temperature of the NSME rises, the permeability slowly 4 decreases, thereby increasing the saturation 5 art using high permeability materials Unlike prior 6 greater than 2000u permeability rapidly increases at high 7 temperatures. See the permeability vs. temperature (FIG. 8 11). Prior art also suffers from reduced magnetic element 9 saturation levels at high temperatures, making operation 10 at high power levels and temperature difficult and may 11 require the use of expensive oversized magnetic elements. 12 (See the bsat vs. temperature FIG. 12) This invention 13 takes advantage of the desirable NSME properties. (See 14 the permeability vs. temperature FIG. 17) Operation at 15 lower frequencies 20-600KHz reduces switching losses and 16 magnetic element losses allowing operation at 17 temperatures. See the loss density vs. flux density FIG. 18 16. Unlike the prior art, the instant invention uses 19 voltage mode control with over-current shutdown. Material 20 selection is also based upon mass and efficiency. By 21 increasing the mass of the magnetic element, more energy 22 is coupled more efficiently. Since there are reduced 23 the dissipation profile follows I2R/copper losses, 24 losses. The magnetic element primary is driven in a push-25 pull fashion at a duty cycle of 48-49% resulting in 26 efficient use of the magnetic element volume. 27

FIG. 20 is a schematic showing the inventions filter and lightning input protection circuit for an AC line connected converter. The protection sub-circuit LL comprises a Spark gap A1, diodes D20 and D21, capacitor C1 and magnetic elements L1 and L2.

Figure 20	Table
Element	Value/part number
L1	375uH
L2	375uH
C61	0.01uF
C60	0.01uF
A1	400V Spark Gap
C1	0.1uF
D20	1000V/ 25A
D21	1000V/ 25A
D22	1000V/ 25A
D23	1000V/ 25A
C2	1.8uf

1

3

4

5

6

7 8

9

10

11 12

13

14

15 16

17

18

19

20

21

22

23

24

25

The AC line is connected to node LL2. The common input frequencies of DC to 440Hz may be extended beyond this range with component selection. Node LL2 connected to NSME L1 then to node LL5, the spark gap A1, anode of diode D22 and the cathode of diode D20. Filter capacitor C60 is connected between node LL0 and LL6. Filter capacitor C61 is connected between node LLO and LL5. The low side of AC line is connected to node LL1 then to magnetic element L2 the other side L2 connected to spark gap A1, anode of diode D23 and the cathode of diode D21 and to node LL6. Capacitor C1 is connected to earth ground C1 attenuates noise generated by the converter. The use of non-saturating magnetic allows the input magnetic elements to absorb very large voltages and currents commonly generated by lightning, often without causing spark gap A1 to clamp. During UL testing sixty 16ms 2000V pulses were applied between LL1 and LL2 without realizing spark gap A1 was missing with out damage. During normal operation the NSME L1 flux density is a few hundred gauss. The 75u material from the graph of Flux Density v. Magnetizing Force (FIG. 15) will accept flux densities at least 50 times greater with out limitation. This is an example of the magnetic elements ability to perform well at flux densities many times greater than prior art. Elements L1 and L2 will block

differential or common mode line transients. In the event

2 of a very large or long duration line to neutral

transient, spark gap A1 will clamp the voltage to a safe

level of about 400V. The NSME L1 and L2 have the added

benefit of reducing conducted noise generated by the 5

converter. 6

7

9

FIG. 20A is a schematic showing an alternate line filter. The filter sub-circuit LF comprises capacitors C2 and C60-66, inductors L64 and L62, magnetic element L63 10 and diodes D20-D23.

Figure 20A	Table
Element	Value/part
	number
L64	270 uH
	common mode
	H core
	bifilar
L63	1.0 mH 125u
	differential
	mode
L62	12 mH common
	mode H core
	bifilar
C66	0.01uF
C63, C62	0.47 uF
C61, C61, C64,	2.2nf Y-cap
C65	
C20	0.01uF
D20	1000V/ 25A
D21	1000V/ 25A
D22	1000V/ 25A
D23	1000V/ 25A
C2	1.5uf

The AC line is connected to nodes LL2 and LL1. Node 11 LL2 connects through upper leg of inductor L64 to first 12

- leg of y-cap C64 then to capacitor C63 then to upper leg 13
- of Bifilar wound inductor L62. Node LL1 connects through 14
- lower leg of inductor L64 to second leg of y-cap C65, 15
- then to capacitor C63 then to lower leg of Bifilar wound 16
- inductor L62. Capacitor C66 is connected between LL2 and 17

- LL1. Second upper leg of inductor L62 connects to first 1
- leg of y-cap C61 then to capacitor C62 then to anode of 2
- D22 and cathode of D20. Second lower leg of inductor L62 3
- connects to second leg of y-cap C60 then to capacitor C62 4
- then to anode of D23 and cathode of D21. Center legs of 5
- Y-caps C60, C61, C64 and C65 are connected to chassis
- return LLO. Capacitor C69 connects node BR- to chassis 7
- 8 ground LLO. Anodes of diode D20 and D21 connected to
- node BR-. Cathodes of diodes D22 and D23 connect to MSME 9
- L63 in parallel with C20 and node BR+. Capacitor C21 10
- connects to BR- and the other side of L63 in parallel 11
- with C20 forming node B+. Common mode inductors L64 and 12
- L62 are constructed on a high permeability core material 13
- H41-406-TC, H42-109-TC respectively manufactured by 14
- Magnetics inc. Butler Pennsylvania USA. This material is 15
- offered by way of example and not limitation. Capacitor 16
- C69 is connected to earth ground attenuates noise 17
- generated by the converter. The instant invention takes 18
- advantage of the high permeability properties of the 19
- ferrite used in inductors L64 and L62. (see FIG. 15A). 20
- Making full use of the core material over all four 21
- quadrants. Inductors L64 and L62 are effective in 22
- removing common mode EMI components. Differential mode 23
- noise generated by the main switch Q1 is effectively 24
- blocked by NSME L63 in parallel with C20. Inductor L63 25
- is operated in the first quadrant taking advantage of the 26
- 27 unique non-saturating properties of the Kool Mu core
- material (manufactured by Magnetics Inc.). This material 28
- allows operation with large DC magnetizing currents 29
- without saturation. The 125u material from the graph of 30
- Flux Density v. Magnetizing Force (FIG. 15) was selected 31
- for this application. And is offered by way of example 32

WO 01/26207 PCT

- 1 and not limitation. This is an example of the magnetic
- 2 element's ability to perform well at high flux densities
- 3 many times greater than prior art. NSME L63 in parallel
- 4 with C20 forms a tuned tank effectively blocking high
- 5 frequency from the AC line. Elements L64 and L62 will
- 6 block common mode line transients. In the event of a very
- 7 large or long duration line to neutral transient, sub-
- 8 circuit TRN (FIG. 46) connected to BR+ redirects the
- 9 transient into the main storage capacitor C442. The
- 10 instant invention makes optimal use of the ferrite type
- 11 material in the AC side and the desirable NSME in the DC
- 12 side to provide high performance filtering at a low cost.
- 13 **FIG. 21** is a schematic showing the inventions
- 14 alternate lightning protection sub-circuit LLA for an AC
- 15 line connected converter. The protection circuit
- 16 comprises a fuse F1, Spark gap A1, capacitors C1, C60 and
- 17 **C61** and NSME **L3**.

18

Figure 21	Table
Element	Value/part number
L3	750uH
C61	0.01uF
C60	0.01uF
F1	10A
A1	400V Spark Gap
C1	0.1uF
D20	1000V/ 25A
D21	1000V/ 25A
D22	1000V/ 25A
D23	1000V/ 25A
C2	1.8uf

High side of AC line is connected to node LL2, fuse

F1 the load side of the fuse is connected to NSME L3 and 1 to capacitor C61. The load side L3 is connected to spark 2 gap A1 and the cathode of diode D20 and anode of D22 3 4 forming node LL5. The low side of AC line is connected to node LL6, capacitor C60, spark gap A1, and the cathode of 5 diode D21 and anode of D23. The anodes of diodes D20 and 6 7 D21 are connected to Capacitor C1. Capacitor C1 connected to earth ground. C1 attenuates radiated noise 8 or EMI generated by the converter. The cathode of diodes 9 10 D22 and D23 are connected to Capacitor C2. Capacitor C2 decouples high frequency harmonic currents from the line. 11 Capacitors C1, C61 and C60 are connected to earth ground 12 node LLO. The use of non-saturating magnetics allows the 13 input magnetic element to absorb very large voltages and 14 15 currents commonly generated on the AC line by lightning. A transient on the AC line will be limited by capacitors 16 C60 and C61 and blocked by the non-saturating magnetic 17 L3. In the event of a very large or long duration line to 18 neutral transient, magnetic element L3 will allow the 19 voltage to rise across spark gap A1, the spark gap will 20 clamp the voltage to a safe level protecting the 21 rectifier diodes D20-D23. The NSME L3 has the added 22 23 benefit of reducing conducted noise generated by the converter. C1 connected to the ground plane is effective 24 in attenuating conducted and radiated EMI. 25

FIG. 22 is a schematic showing the inventions AC line rectifier. The rectifier sub-circuit BR1 comprises diodes D20, D21, D22 and D23 and capacitor C2.

Figure 22	Table
Element	Value/part number
D20	1000V/ 25A

D21	1000V/ 25A
D22	1000V/ 25A
D23	1000V/ 25A
C2	1.8uf

or DC signal from the input filter connected to bridge rectifier to nodes BR1 and BR2. Node 2 BR1 connects diode D22 anode to D20 cathode. Node BR2 3 connects diode D23 anode to D21 cathode. Node BR+ 4 connects diode D22 cathode to D23 cathode. Node BR-5 connects diode D20 anode to D21 anode. The common input frequencies of DC to 440Hz may be extended beyond this 7 range with component selection. Capacitor C2 is selected 8 9 to improve power factor for a particular operating frequency and to de-couple switching currents from the 10 line. Diodes are selected to reliably block the expected 11 12 line voltage and current demands of the next converter 13 stage.

Fig. 23 is the inventions AC to DC controller subcircuit. Sub-circuit PFA consists of resistors R313 and R316, capacitors C308, and C313 and PWM controller IC U1A.

Figure 23	Table
Element	Value/part number
C311	0.luf
C308	.01uf
R313	15k ohms
R316	15k ohms
C313	4700pf
R308	25k ohms
U1A	MIC38C43 (Micrel)

Control element U1A connects to a circuit with the

following series connections: from pin 1 to feedback 1 node/pin PF1 then to capacitor C308 then to the pin 2 3 node of UlA. Internal 5.1-volt reference UlA pin 8 or node PFA2 through resistor R308 to the pin 4 node. U1A 4 pin 4 is connected through capacitor C313 to return node 5 BR-. This arrangement allows the PFC output to be pulse 6 width modulated with application of voltage 7 External feedback current applied to  ${\bf U1A}$  pin  ${\bf 1}$  and node 8 9 PF1. Node PFVC is connected to resistor R313 to pin 3 of UlA. Resistor R316 is connected to pin 3 then to return 10 node BR-Power pin 7 is connected to node PFA+. Control 11 element switch drive U1A pin 6 is connected to node 12 PFCLK. Return ground node of U1A pin 5 is connected to 13 return node BR-. In the event of a component failure in 14 the primary feed networks such as IPFFB (FIG. 40), FBA 15 (FIG. 40A), IFB (FIG. 40B) and FB1 (FIG. 41). The output 16 voltage of the boost stage may rapidly increase to 17 destructive levels. Fast over voltage feedback networks 18 IOVFB (FIG. 40C) or OVP2 (FIG. 42B) increases the current 19 into PF1 thereby limiting the output voltage to a safe 20 level. In addition latching type over voltage protection 21 networks such as OVP (FIG. 42), OVP1 (FIG. 42A) and OVP2 22 (FIG. 42B) maybe used. The latching type kills power to 23 the control circuit thereby stopping the boost action. 24 The latching type networks require power to be cycled to 25 the converter to reset the latch. IFB Input node PFVC is 26 connected to resistor R313 to internal zero crossing 27 detector connected to pin 3 and through R316 to return 28 node BR-. PFVC is connected to a magnetic element winding 29 referenced to BR-. A new conduction cycle is started each 30 time the bias in the magnetic element goes to zero. Power 31 factor corrected is realized by chopping the input at a 32

- 1 high frequency. The average pulse width decreases at
- 2 higher line voltage and increases at lower voltage for a
- 3 given load. Frequency is lower at line peaks and higher
- 4 around zero crossings. In this way the converter operates
- 5 with a high input power factor.
- FIG. 24 is the alternate power factor controller
- 7 sub-circuit. Sub-circuit PFB consists of resistors R313,
- 8 R339, R314, R315, R328, R340, R341 and R346, diode D308,
- 9 capacitors C310, C318, C338, C340, C341 and C342,
- 10 transistor Q305, and control element IC U1B.

Figure 24	Table
Element	Value/part number
Q305	BCX70KCT
R339	432k ohms
C338	0.22 uf
C318	0.22 uf
R314	2.2MEG ohms
R315	715k ohms
C341	0.33 uf
C342	0.01 uf
C340	0.001 uf
R328	1MEG ohms
R346	7.15k ohms
D308	10BQ040
R340	449k ohms
R313	22k ohms
U1B	MC34262 (Motorola)
R341	499k ohms

- 11 Control element **U1B** connects to a circuit with the 12 following series connections: from pin **1** to node/pin **PF1**
- 13 to capacitor C338 in series with resistor R339, and then

to the pin 2 node of UlB. Pin 1 is the input to an 1 internal error amplifier and connection to external 2 feedback networks. (See FIG. 40, 40A, 40B, 40C and 41) 3 Increasing the voltage on pin 1 decreases the pulse width of the PFCLK node pin 7. Resistor R328 is connected to 5 the fullwave rectified AC line haversine voltage on node 6 BR+ then to  $U1B\ \mbox{pin}$  3 and then to resistor  $R346\ \mbox{in}$ 7 parallel with capacitor C342 to return node BR-. Node 8 PFSC connects to series resistors [R341+ R340] which are 9 connected to U1B pin 4 then to diode D308 in parallel 10 with capacitor C340 to return node BR-. Power to PFC 11 controller is applied to node PFB+ and to U1B pin 8. 12 Output clock node PFCLK is connected to U1B pin 7, to 13 external buffer sub-circuit AMP (FIG. 29). Transistor 14 Q305 collector is connected to the pin 2 node of U1B. The 15 base is connected in series through resistor R314 to 16 capacitor C318, then to the pin 2 node of U1B. The base 17 is also connected to [C310|| R315], then to return node 18 BR- Emitter of Q305 is connected to return node BR-. 19 Transistor Q305 provides a soft start compensation ramp 20 to the controller error amp reducing the stress and DC 21 overshoot in the converter at power up. Capacitor C341 is 22 connected from U1 pin 2 to return node BR-. U1B pin 1 is 23 connected to pin PF1, capacitor C338 in series with 24 resistor R339 to transistor Q305 collector and to U1 pin 25 2. Current switched by PFC power switch Q1 (FIG. 4 & 3) 26 sensed by R26 (see FIG. **4**). Series 27 [R340+R341] to U1B pin 4 connect voltage developed across 28 R26. This voltage is compared to an internal 1.5-volt 29 reference, comparator output turns off the switch drive 30 pin 7 of U1B during times of high current that occur 31 during startup or during very high load or low line 32

conditions. Capacitor C340 is connected between U1 pin 4 1 to return node BR- filter high frequency components. 2 Schottky diode D308 connected between U1 pin 4 to return 3 node BR- protects the controller (U1 pin 4) substrate 4 from negative current injection. Maximum switch current 5 value is set by R26 over currents are automatically 6 PFC controller. 7 limited in each cycle by the rectified fullwave haversine at pin 3 of is 8 multiplied by the error voltage on pin 2. The product is 9 10 compared to the magnetic element/switch current measured by R26 on pin 4. Gate drive on pin 7 turns off when the 11 sensed magnetic element current increases to the current 12 comparator level. This action has the effect 13 modulating the switch Q1 "on" time tracking the AC line 14 voltage. External feedback networks are connected to node 15 PF1. In the event of a component failure in the primary 16 feed network such as IPFFB (FIG. 40), FBA (FIG. 40A), IFB 17 (FIG. 40B) and FB1 (FIG. 41). The output voltage of the 18 boost stage may rapidly increase to destructive levels. 19 Fast over voltage feedback networks IOVFB (FIG. 40C) or 20 OVP2 (FIG. 42B) increases the current into PF1 thereby 21 limiting the output voltage to a safe level. In addition 22 latching type over voltage protection networks such as 23 OVP (FIG. 42), OVP1 (FIG. 42A) and OVP2 (FIG. 42B) maybe 24 used. The latching type removes power to the control 25 circuit thereby stopping the boost action. The latching 26 type networks require power to be cycled to the converter 27 to reset the latch. Modulating the voltage at PF1 changes 28 the duty cycle of the PFC and the final output voltage. 29 In this way the PFC may be used as a pre-regulator to 30 additional output stages. 31

FIG. 25 is a schematic of a full wave rectified output stage and filter sub-circuit OUTA. The rectifier stage consists of diodes D80 and D90. The filter consists of resistor R21, magnetic element L30 and capacitors C26, C27, C28, C29, C30, C31 and C32.

<del></del>	,
Figure 25	Table
Element	Value/part number
D80	40CTQ150
D90	40CTQ150
R21	100 ohms
C26	500pf
C27	200pf
C28	0.luf
C29	10,000uf
C30	10,000uf
C31	0.1uf
C32	200pf
L30	10uh

6

8

9

10

11

12

13

14

15

16

17

18

19

20

21

22

23

24

Input node/pin C7B is connected to the high side of center-tapped magnetic element secondary external winding. Node C7B connects to anode of diode D8 and to capacitors C26 and C27 in the following arrangement. Capacitor C27 is connected across diode D80, capacitor C26 is connected in series to R21. Input node/pin C8B is connected to the low side of external center-tapped magnetic element secondary winding. Pin C8B is connected to anode of diode D9 and to resistor R21, capacitor C32 is connected across diode D90. Capacitors C27 and C32 is a small value to reduce high frequency noise generated by rapid switching the high speed rectifier D80 and D90 respectively. Capacitor C26 and resistor R21 are used to further dissipate high frequency energy. Anode of diodes D80 and D90 is connected to parallel capacitors C28 | C29 C31 are and NSME L30. Capacitors C28 and dielectric types selected for low impedance to high Capacitors C29 and C30 are larger frequency signals. polarized types selected for low impedance at

frequencies and for energy storage. Magnetic element L3 1 is connected to diode D8 cathode the second terminal of 2 L30 is connected to parallel capacitors C31 and C30 and 3 pin OUT+. Node OUT+ is the output positive and is 4 connected to external feedback sense line to isolated 5 feedback network. The other side of parallel capacitors 6 7 [C28||C29||C30||C31] is connected to pin OUT- and the center-tap of the magnetic element secondary forming the 8 return node. The combination of capacitors [C28 | C29], 9 L30 and capacitors [C30||C31] form a low pass pi type 10 filter. Sub-circuit OUTA performs efficient fullwave 11 rectification and filtering. 12

FIG. 25A is a schematic of a full wave rectified 13 output stage. The rectifier stage consists of diodes D80 14 and D90 and capacitors C931 and C928. 15

	<u> </u>
Figure 25A	Table
Element	Value/part number
D80	40CTQ150
D90	40CTQ150
C928	.01uf
C931	10,000uf

16

17

18

19

20

21

22

23

24

25

26

27

28

29

Input node/pin C7B is connected to high side of external center-tapped magnetic element secondary winding. Node C7B connects to anode of diode D80. Input node/pin C8B is connected to low side of external centertapped magnetic element secondary winding is connected to anode of diode D90. Node OUT- is the negative output and return line to the external isolated feedback network and load not shown. Cathodes of diodes D80 and D90 are connected to parallel capacitors C931 and C928. Capacitor C928 is a solid dielectric type selected for low impedance to high frequency signals. Capacitor C931 is a larger polarized selected for low impedance to low frequency signals and for energy storage. Node OUT+ is the output positive and is connected to external feedback

sense line to isolated feedback network. The other side 1

of parallel capacitors C928 | C931 is connected to the 2

center-tap of the magnetic element secondary forming the 3

The use of the NSME for the push-pull 4

magnetic element requires only minimal filtering after 5

the rectifiers. 6

11

FIG. 25B is a schematic diagram of an alternate 7 final output rectifier and filter sub-circuit OUTB. The 8 rectifier sub-circuit OUTB comprises diodes D40, D41, D42 9 10 and D43 and capacitor C931 and C928.

Figure 25B	Table
Element	Value/part number
D40	40CTQ150
D41	40CTQ150
D42	40CTQ150
D43	40CTQ150
C928	.01uf
C931	10,000uf

An AC or DC signal is connected to nodes C7B and C8b. Node C7B connects diode D41 anode to D40 cathode. 12 Node C8b connects diode D42 anode to D43 cathode. Node 13 OUT+ connects diode D42 cathode to D43 cathode. Node OUT-14 connects diode D40 anode to D43 anode. Diodes are 15 selected to reliably block the expected line voltage and 16 current demands of the load. For low voltage outputs, 17 Schottky type diodes are used due to their low forward 18 voltage drop. Higher voltages would use high-speed 19 silicon diodes due to their ability to withstand high 20 peak inverse voltage (PIV). The use of the NSME for the 21 22 push-pull magnetic element requires only minimal filtering after the rectifiers. Capacitor C928 is shown 23

1 schematically as a single device. Capacitor C931 is a

2 larger polarized selected for low impedance to low

3 frequency signals and for energy storage a typical value

4 may be 200uF. To increase the capacitance or reduces the

5 output impedance multiple capacitors may be used. C931 is

6 a solid dielectric type and is selected for it's low

7 impedance to high frequencies. As is selected to reduces

8 noise for a particular operating frequency and power

9 level. Capacitor C928 is selected for the operating

10 frequency and power level. Sub-circuit OUTB performs AC

11 to DC rectification and filtering at slightly lower

12 efficiency due to the extra junctions.

FIG. 26 Floating 18\_Volt DC control power sub-14 circuit CP. Sub-circuit CP consists of diodes D501, D502 15 and D503, resistor R507, regulator Q504, and capacitors 16 C503, C504, C505, C506, and C507.

Figure 26	Table
Element	Value/part number
C503	.33uF
C504	100uF
D501	MURS120T3
C505	.33uf
Q504	LM7818A
C508	100uf
C507	100uf
D503	MURS130T3
D502	MURS120T3

18

19

20

Node CT1A connects to anode of D503 and to the upper external center tapped secondary winding. Node CT2A connects to anode of D502 and to the lower external center tapped secondary winding. Node CT0 connects to the

1 external winding center tap. Node CTO is also the return

line and it connects to Q504 pin 2, and capacitors C503,

3 C504, C505, C506, and C507. The cathode of each of diodes

D502 and D503 is connected to resistor R507. R507 is then

5 connected to the pin 1 (input) node of voltage regulator

6 Q504. Voltage regulator Q504 Pin 3 is the 18vdc regulated

7 DC output is connected to the anode of blocking diode

8 **D501**. Three-pin voltage regulator **Q504** is of the type

9 LM7818 a common device made by a number of manufacturers.

10 Capacitors C503, C505, C506 are 0.1uF solid dielectric

11 type and are used to filter high frequency ripple and to

12 prevent Q504 from oscillating. The junction of C503, C504

13 and D501 cathode is the output node CP1+. Isolated 18-

14 volt DC is available between nodes CTO and CP+. Used for

15 regulator circuits and output switch drive during normal

16 operation.

FIG. 26A Alternate control power sub-circuit CP1
Sub-circuit CP1 consists of diode D260, resistor R261,
transistor Q260, and capacitors C261-C265, and C260.

Figure 26A	Table
Element	Value/part number
C261-C263	0.33uF
C260	0.1 uF
D260	BZX84C16
D261-262	MURS120TS
C265	0.33uf
Q260	FTZ605CT
C266	0.01 uF
L260	1 mh
R261	100K ohm
R262	10 ohm

84

**C264** 220uf

Node CT1A connects to anode of D261 and to the upper 1 external center tapped secondary winding. Node 2 3 connects to anode of D262 and to the lower external center tapped secondary winding. Node BR- connects to the 4 external winding center tap. Node BR- is also the return 5 line and it connects to Q260 emitter, and capacitors 6 C261-C265 and R261. The cathode of diodes D261 and D262 7 is connected inductor L260 and capacitor 266. The other side of capacitor C266 connects to node FSC. Resistor 9 R262 is then connected between the other side of inductor 10 L260 and node VCC. The junction of R262 and L260 forms 11 node TP15. Node VCC connects the positive terminals of 12 capacitors C260-265, collector of Q260, and cathode of 13 14 D260. Anode of low leakage zener D260 connects to the base of Q260, resistor R261 and capacitor C260. The 15 zener diode voltage is selected to begin regulation at 16 high boost levels. Thus VCC is allowed to follow the 17 load level as shown by G260 (FIG. 26B). Voltage limiting 18 starts at levels near full load (maximum boost). This is 19 offered by way of example and not limitation. In a 1000-20 watt supply the VCC limiting is observed with the 21 22 increase in slope in segment 262 (FIG. 26B). This unique behavior has three benefits. First at greater levels of 23 boost (load) additional voltage is automatically provided 24 to the main switch Q1 when maximum gate power is 25 required. Lowering gate voltage at minimal boost reduces 26 the stress on the main switch Q1 gate and associated 27 buffer components, thus enhancing MBTF and efficiency. 28 Second VCC provides an internal load sense signal used to 29 servo the output voltage for load sharing. 30 The load sharing aspects of the design will be taught in FIG. 4A. 31

Third, a signal is available that may be used to 1

communicate load magnitude with out additional current 2

sensors. Diodes D262 and D261 provide rectified power 3

capacitor C226 couples AC voltage to node TP17 of sub-4

circuit FS1 (FIG. 45). The AC voltage on TP17 inhibits 5

the action of the fast start circuit when the converter 6

is operating. Regulator CP1 is a shunt regulator. The 7

8 components are selected such that the limiting begins

near maximum boost. In this way, power is not wasted at 9

small load levels. Additionally the main switch Q1 gate 10

voltage is modulated to provide additional power at 11

maximum boost insuring maximum efficiency under varying 12

load conditions. 13

14 FIG. 26B is a plot of VCC as a function of output

power. Plot G26 was generated by measuring VCC in 15

16 ACDCPF1 (FIG. 4A) as the load was veried from 0-1000

watts. 17

FIG. 27 second Floating 18 Volt DC push-pull control 18

power sub-circuit CPA. Sub-circuit CPA consists of diodes 19

D601, D602 and D603, resistor R607, regulator B604 and 20

capacitors C603, C604, C605, C606, C607 and C608. 21

Figure 27	Table
Element	Value/part number
C603	.33uF
C604	100uF
D601	MURS12OT3
C605	.33uF
Q604	LM7818A
C608	100uF
C607	.22uF
R607	7.5 ohms

D603	MURS120T3
D602	MURS120T3

Node CT1B connects to anode of D603 and to the upper external center tapped secondary winding. Node CT2B 2 connects to anode of D602 and to the lower external 3 center tapped secondary winding. Node CT20 connects to 4 the external winding center tap. Node CTO is also the 5 return line and it connects to Q604 pin 2, and capacitors C603, C604, C605, C606, and C607. The cathode of each of 7 diodes D602 and D603 is connected to resistor R607. R607 8 is then connected to the pin 1 (input) node of voltage 9 regulator Q604. Voltage regulator Q604 Pin 3 is the 18vdc 10 regulated DC output and is connected to the anode of 11 blocking diode D601. Capacitors C603, C605, C606 are 12 solid dielectric type and are used to filter high 13 frequency ripple and to prevent Q604 from oscillating. 14 The junction of C603, C604 and D601 cathode is the output 15 node CP1+. Isolated 18-volt DC is available between nodes 16 CT20 and CP2+. To be used for regulator circuits and 17 output switch drive during normal operation. 18

19 **FIG. 28** is the main switch over temperature 20 protection sub-circuit **OTP**. The sub-circuit **OTP** comprises 21 thermal switch and resistors **R711** and **R712**.

Figure 28	Table
Element	Value/part number
THS1	67F105 (105C)
R711	20 ohms
R712	20 ohms

Gate drive power is applied to input node **GAP** and to thermal switch **THS1**. Maximum FET gate voltage requires the input power voltage be less than 20 volts, the

voltage selected was 18 volts. The other side of THS1 is connected to parallel resistors [R711 | R712]. A single 2 resistor may represent the resistors. The figure depicts 3 arrangement. The other side of 4 surface mount 5 [R711 | R712] connects to output node TS+. Normally closed is in contact with main switch thermal switch TS1 transistor Q1. In the event of temperature greater than 7 8 105C THS1 opens, thus removing power to the buffer subcircuit AMP1 (FIG. 29) causing switch Q1 to default to a 9 blocking state protecting the boost switch should the 10 optional cooling fan fail or the circuit reach high 11 temperatures. In this instant invention the speed up 12 buffer AMP (FIG. 29) non-saturating magnetics (FIG. 18, 13 18A and 19) allows the main switch and to run cooler than 14 power level. for a given When prior art 15 16 temperature returns to normal range THS1 will close, allowing the PFC to resume normal operation. Under normal 17 load and ambient temperatures the thermal switch THS1 18 should never open. 19

FIG. 29 PFC Buffer Circuit sub-circuit AMP, AMP1, 20 AMP2, AMP3 switch drive command from PFCLK (FIG. 23 and 21 24) or PWFM (FIG. 33) control elements are connected to a 22 gate buffer circuit. The sub-circuit AMP is comprised of 23 power FET Q702, Darlington pair Q703, capacitors C709 and 24 C715, and resistors R710 and R725. 25

Figure 29	Table
Element	Value/part number
C715	1000pf
C709	33uF
Q702	NOS355NCT
Q703	FZT705CT

R710	0 ohms
R725	22.1k ohms

DC Power is applied to node GAT+ to transistor Q702 drain and to capacitor C709, which goes to ground. 2 Maximum gate voltage requires the input power voltage must be less than 20 volts, 18-volts was selected. Input node GA1 is connected to the gate of FET Q702 5 connected to the base of BJT1 of the Darlington pair Q7036 and to capacitor C715. C715 is connected across the 7 Darlington pair from the base, pin 1, to the collectors, 8 pins 2 and 4, Q703 collector node is also connected to 9 ground. The emitter of BJT2 is connected to the gate of 10 FET Q1. The source of FET Q702 is connected through small 11 optional series resistor R710 to the gate of the output 12 switch or node GA2. Some power FETs under certain load 13 may tend to oscillate when driven from a low impedance 14 source such as this buffer. A small resistance of 15 approximately 2 ohms or less may be required with out 16 significant slowing of the switch. In most cases R710 is 17 replaced with a zero ohm jumper. Resistor R725 18 connected from node GAO and source of Q702. The input 19 switching signal to node GAP is in range of 20kHz to 20 600kHz. Very fast "on" times are realized by proving a 21 low impedance to rapidly charge the output switch gate 22 connected to node GA2. Capacitor C709 provides additional 23 current when Q702 switches on. Transistor Q703 provides 24 low impedance to rapidly remove the charge from the gate 25 greatly reducing the "off" time. This particular topology 26 provides output switch rise times on the order of 10ns, 27 as compared to the industry standard rise time of 250ns. 28 The corresponding fall time is <10nS, again as compared 29

1 to an industry fall time of 200-300ns (See FIG. 13 and

2 14). In the event the converter is operated at very high

3 ambient temperatures a thermal switch may be placed in

series with input power pin GA+. This allows the switch

5 transistor to be gracefully disabled. Sub-circuit AMP

6 greatly reduces switching losses allowing converter

7 operation in some cases with out the common prior art

8 forced air-cooling.

9

10

11

12

13 14

15

16

17

18

19

20

21

22

23

FIG. 30 is a schematic diagram of a snubber subcircuit of the invention. The snubber sub-circuit SN is comprised of diodes D804 and D805 and resistors R800, R817, R818, and capacitors C814 and C819.

Figure 30	Table
Element	Value/part number
R800	12 ohms
R817	1 mohm
R818	1 mohm
C814	33 pF
C819	560 pF
D805	MUR160

Node SNL2 connects to the drain terminal of the external output switch and to flyback side of the inductive load. Input node SNL2 connects to R800 in series with capacitor C819 to node SNOUT. Diode D805 anode is connected to node SNL2 with resistors [R817 | R818] in parallel with D805. Resistors R817 and R818 may be combined to a single resistor. The cathode of D805 is connected to capacitor C814 that connects to node/pin SNL1. Node SNL1 connects to the supply side of external load magnetic element. The other leg of external magnetic element is connected to the anode of D805 and

the anode side of external flyback diode D4. The one MEG ohm resistors R817 and R818 bleed the charge from C814 2 resetting it for the next cycle. Capacitor C819 and 3 resistor R800 captures the high frequency event from the 4 transition of external flyback diode D4 and moves part of 5 the energy into the external holdup capacitor connected to node SNOUT. Since external flyback diode D4 and D805 isolate the drain of the output switch, faster switching occurs because the output switch does not have to slew 9 the extra capacitance of a typical drain / source 10 connected snubber circuit. Note that this circuit does 11 not attempt to absorb the flyback in large RC networks 12 13 that convert useful energy to losses. Nor does it attempt to stuff the flyback to ground, adding capacitance and 14 output switch and increasing switching 15 slowing the 16 losses. This sub-circuit is used with it's mirror SNB (FIG. 32) across the external push-pull switches. This 17 design returns the some of the flyback energy back to the 18 input supply or output load. The "snubbering" action 19 slows the rise of the flyback giving time for the 20 external flyback diode to start conduction. The circuit 21 efficiently manages high frequency flyback pulses. 22

FIG. 30A is a schematic diagram of a diode snubber sub-23 circuit of the invention. The snubber sub-circuit DSN is 24 comprised of diodes D51, D52, D53, D54 and D55 and 26 capacitors C51, C52, C53, C54 and C55.

Figure 30A	Table
Element	Value/part number
C51	220 pf 100v
C52	220 pf 100v
C53	220 pf 100v
C54	220 pf 100v
C55	220 pf 100v
D51	Schottky 1-2ns 100v

	SMBSR1010MSCT
D52	Schottky 1-2ns 100v
	SMBSR1010MSCT
D53	Schottky 1-2ns 100v
	SMBSR1010MSCT
D54	Schottky 1-2ns 100v
	SMBSR1010MSCT
D55	Schottky 1-2ns 100v
	SMBSR1010MSCT

Pin SNL2 is connected to the anode of D51 1 cathode of D51 is connected to the anode of D52 the cathode of D52 is connected to the anode of D53 the 3 4 cathode of D53 is connected to the anode of D54 the cathode of D54 is connected to the anode of D55 the 5 cathode of D55 is connected to pin SNOUT. Capacitors are 6 connected across each diode forming a series parallel 7 combination of [D51 | C51] + [D52 | C52] + [D53 | C53] +8  $[D54 \mid C54] + [D55 \mid C55]$ . Node SNL2 connects to the drain 9 terminal of the external output switch and to flyback 10 side of the inductive load. The external fly-back 11 rectifier diode D4 (FIG. 1, 3 and 4) anode is connected 12 to node SNL2. Node SNOUT connects to the 13 capacitors  $[C16 \mid C17]$  (FIG. 1, 3 and 4) and to the 14 cathode of the flyback diode D4. External diode D4 in 15 parallel with DSN forms a hybrid diode. The Schottky 16 diode has the desirable characteristics of fast recovery 17 time (less than 6 nanoseconds (6\* 10^-9)) and low forward 18 voltage drop (0.4 - 0.9 Volts) at high currents. The 19 Schottky diode suffers from limited reverse blocking 20 voltage currently 100 V maximum. Each diode will block 21 100V; the parallel capacitors distribute the reverse 22 23 voltage equally across the diode string. As the reverse junction capacitance of each diode is less than 10 pf 24 much smaller than the parallel capacitor. Thus the 25

reverse voltage is nearly equally divided across the 1 To quarantee even voltage division 5% or better 2 diodes. capacitor matching is required. High precision is common 3 and inexpensive for small capacitors. Different blocking 4 voltages may be achieved by adjusting the number of diode 5 / capacitor pairs. By way of example not as a limitation 6 500V was selected. The main fly-back rectifier diode D4 7 will block high voltages but suffers from long reverse 8 recovery time 50-500 nanoseconds is common in fast 9 recovery diodes. What is needed is a diode with low 10 voltage drop, high blocking voltage and very short 11 recovery time. The snubber DSN in parallel with the main 12 13 fly-back rectifier comes very close to that ideal diode. The total blocking voltage is achieved by the adding the 14 individual diode blocking voltages. The recovery time is 15 16 determined by the slowest diode in the string often less than 5 nanoseconds. The low forward voltage drop is 17 achieved when the slower main rectifier 18 conduction. Low capacitance is also realized, as the 19 capacitance is 1/5 of the individual capacitors. 20 hybrid diode begins rectification immediately after the 21 main switch stops conduction and the non-saturating 22 magnetic begins releasing its energy. This effectively 23 limits the high voltage flyback over shoot to less than 24 40-70 volts. This keeps the switch well inside it's safe 25 operating area (SOA) allowing the switch to be run at 26 higher voltages for higher output power and additional 27 efficiency gain, or to use a less expensive lower voltage 28 switch while keeping the same voltage margins. 29 external flyback diode D4 and D805 isolate the drain of 30 output switch, faster switching occurs because the output 31 switch does not have to slew the extra capacitance of the 32

typical snubber circuit. Note that this circuit does not 1

attempt to absorb the flyback in large RC networks that 2

generate additional heat. Nor does it attempt to stuff 3

4 the flyback to ground, adding capacitance and slowing the

output switch, increasing switching losses. Sub-circuit 5

DSN may be used in parallel with any slower rectifier 6

such as flyback diode D4 to assist the main rectifier. 7

This providing additional protection to the switch and 8

rectifying the portion of the flyback pulse before the

10 main rectifier begins condition. That high frequency

energy ends up as heat or radiated noise. 11

FIG. 30B is a schematic diagram of an alternate 12 snubber sub-circuit SNBB of the invention. The snubber 13 sub-circuit SNBB is comprised of resistor R310 and 14 15 capacitor C821.

Figure 30B	Table
Element	Value/part number
R821	470pF
R310	12 ohm

16

17

18

19

20

21

22

connects through capacitor C821 SNL2 Node resistor R821 to node SNOUT. Node SNOUT connects to the cathode of the flyback diode. Node SNL2 connects to the drain terminal of the external output switch and to flyback side of the inductive load. The "snubbering" action slows the rise of the flyback giving time for the external rectifier diode(s) to begin conduction.

FIG. 31 is a schematic diagram of a snubber sub-23 circuit of the invention. The snubber sub-circuit SNA is 24 comprised of resistor R810 and R811 and capacitors C820 25 and C821. 26

Figure 31	Table
Element	Value/part number
R810	500pF
C811	330pF

C820	12 ohm
C821	10 ohm

SNA1 connects to series resistor 1 Node **R810** to capacitor C820 to node SNA2 then to capacitor C821 and 2 series resistor R811 to node SNA3. Node SNA1 connects to 3 the external magnetic element center tap. Node 4 connects to the drain terminal of the external output switch and to flyback side of the inductive load. SNA3 connects to the source terminal of the external output switch. Resistor R810 and C820 attempt to absorb 8 part of the flyback to reduce voltage transients across 9 the switch. Part of the flyback is returned to ground by 10 C821. This sub-circuit is used with its mirror SNA (FIG. 11 across the external push-pull switches. 12 "snubbering" action slows the rise of the flyback giving 13 time for the external rectifier diodes D8 and D9 of FIG. 14 25 or 25A to start conduction. The circuit efficiently 15 manages high frequency flyback pulses. 16

FIG. 32 is a schematic diagram of a snubber sub-18 circuit of the invention. The snubber sub-circuit SNB 19 comprises resistor R820 and R821 and capacitors C840 and 20 C841.

Figure 32	Table
Element	Value/part number
C840	500pF
C841	330pF
R820	12 ohm
R821	10 ohm

SNB1 connects to series resistor R820 to 21 Node capacitor C820 to node SNA2 to capacitor C841 and to 22 series resistor R821 to node SNB3. Node SNB1 connects to 23 the external magnetic element center tap. Node 24 connects to the drain terminal of the external output 25 switch and to flyback side of the inductive load. 26 SNB3 connects to the source terminal of the external 27 output switch. Resistor R820 and C840 attempt to absorb 28

1 part of the high frequency flyback to reduce voltage

2 transients across the switch. C841 and R821 return part

3 of the flyback to ground. The "snubbering" action slows

the rise of the flyback giving time for the external

rectifier diodes D8 and D9 of FIG. 25 or 25A to start

6 conduction. The circuit efficiently manages high

7 frequency flyback pulses.

Fig. 33 is the inventions PWM (pulse width modulator) and FM (frequency modulator) sub-circuit. Sub-circuit PWFM consists of resistors R401, R402, R403, and R404 capacitors C401, C402, C403, C404, C405 and C406,

12 controller IC **U400** and diode **D401**.

Figure 33	Table
Element	Value/part number
R404	50k ohms
C406	100uf
C401	0.22uF
C403	0.01uF
C405	2200pF
C404	470pF
C402	0.22uF
R403	50k ohms
D401	RLS139(low leakage)
R401	2.2 MEG ohms
R402	150k ohms
U400	MIC38C43

13

14

15

16

Control element U400 connects to a circuit with the following series connections: from pin 1 to feedback pin PW1 then to the wiper of adjustable resistor R404 to return node PWFMO. Resistor R404 may be replaced with two fixed resistors. Capacitor C403 is connected from pin 2

to pin 1. Capacitor C403 is used to filter the error amp 1 output. The upper half of resistor R404 is connected to 2 node REF1 pin 8 the 5.0-Volt internal reference. Internal 3 5.0-volt reference U400 pin 8 or Node REF1 is connected to the upper half of resistor R403 and through capacitor 5 C402 to return node PWFMO. The reference provides current 6 to external feed back networks. Wiper of R403 connects to 7 node FM1 to pin 4, through R402 to pin 3, and through C404 8 to return node PWFMO. Resistor R403 may be replaced with 9 10 two fixed resistors. Pulse width timing capacitor C404 connects pin 3 to return node PWFMO. Low leakage diode 11 D401 anode is connected to pin 3 cathode to output pin 6 12 13 node CLK. Resistor R404 sets the nominal pulse width of output pin 6 node CLK. The pulse width can be adjusted 14 from 0 (off) to 95%. Resistor R403 and C404 determine the 15 nominal operating frequency. With application of power 16 20-volts between Nodes PWFM+ and PWFM0 controller U400 17 generates an internal 5.0 reference voltage to pin 7 node 18 REF1. Output pin 6 node CLK is set high approximately 20-19 volts (see oscillograph trace G6 segment 60 FIG. 34). 20 C404 starts to charge through R401 until the voltage 21 across C404 at pin 3 reaches the comparator level (see 22 oscillograph trace G1 segment 61 FIG. 34) at resetting 23 the pin 6 low (see oscillograph trace G6 segment 62 FIG. 24 34). Capacitor C404 rapidly discharges though D401 (see 25 oscillograph trace G1 segment 63 FIG. 34). Pin 3 remains 26 0.6-volts above PWFMO node during the period pin 6 is low 27 (see oscillograph trace G1 segment 64 FIG. 34). On the 28 rising edge of pin 6 capacitor C405 begins to rapidly 29 charge until the voltage in pin 4 reaches the internal 30 comparator level (see oscillograph trace G4 segment 65 31 FIG. 34). The comparator triggers internal transistor to 32

rapidly discharge C404 (see oscillograph trace G4 segment 1 2 66 FIG. 34). The cycle repeats with output pin 6 being set high. External feedback current applied to U400 pin 1 3 and node PW1 (see oscillograph trace G1 segment FIG. 34) 4 follows the actual output voltage. Oscillograph trace G1 5 segment 67 (FIG. 34) is the period when the output switch 6 conducting storing energy in the NSME. Oscillograph trace 7 G1 segment 68 (FIG. 34) is the period when the output 8 switch is off allowing storing energy in the NSME to be 9 10 transferred to the storage capacitor. Application of external current source or feed back network to pin  ${\bf 1}$  or 11 node PW1 allows the pulse width to be modulated. Removing 12 current from PW1 lowers the comparator level causing the 13 comparator to trigger at lower voltages across C404 14 reducing the pulse width. Introducing current into node 15 PW1 increases pulse width from nominal to maximum of 95%. 16 Resistor R404 and C404 determine the nominal pulse width. 17 This design allows the CLK output to be pulse width 18 modulated. Application of external feed back network to 19 pin 4 or node FW1 allows the frequency to be modulated. 20 Removing current from FW1 slows the charging of C405. 21 Longer charging time lowers the frequency from the 22 nominal setting. This arrangement allows the CLK output 23 to frequency modulated. When used with a resonant 24 controller, R403 and C405 determine the nominal frequency 25 typically equal to the tank resonant frequency. 26 external feedback is configured to lower the frequency 27 from nominal (maximum output) to zero frequency "off". 28 When used as a pulse-width controller the nominal is set 29 to maximum pulse width of about 90% feedback reduces the 30 simultaneously pulse-width. Sub-circuit PWFM may be 31 frequency and pulse width modulated. This configuration 32

- 1 and mode of operation is unique to this instant
- 2 invention. Feeding back of the output to the error
- 3 amplifier is a unique mode of operation for control
- 4 element U400. Sub-circuit PWFM combines large dynamic
- 5 range, precise control and fast response.
- 6 FIG. 34 Oscillograph traces of the PWFM (FIG. 33)
- 7 controller in the pulse-width modulation mode.
- FIG. 35 Oscillograph trace of the TCTP (FIG. 8)
- 9 resonant converter primary voltage. FIG. 35 is an
- 10 oscillograph trace of the voltage developed across
- 11 capacitor C10 (FIG. 8). In this embodiment the supply
- 12 VBAT was only 18-volts.
- The primary 100 (FIG. 18) inductance 203 uH was
- 14 achieved by 55 turns on a 26u 2.28 oz. KoolMu magnetic
- 15 element 101. The secondary winding 103 (FIG. 18) is 15
- 16 turns on core 101. A 5.5-watt load is connected to
- 17 winding 103. The NSME primary 100 (FIG. 18) developed an
- 18 excitation voltage of 229 volts peak more than 10 times
- 19 VBAT. Tank converters TCTP and TCSSC (FIG. 7) take
- 20 advantage of the desirable properties of the non-
- 21 saturating magnetic to develop large flux biases. The
- 22 useful large flux may harvested into useful power by
- 23 addition of "flux nets" windings to the magnetic element.
- 24 FIG. 36 Regulated 18 Volt DC control power sub-
- 25 circuit REG. Sub-circuit REG consists of resistor R517,
- 26 regulator Q514 and capacitors C514, C515, C516, C518, and
- 27 **C517**.

Figure 36	Table
Element	Value/part number
Q514	LM7818
C515	0.1uF

13

14

15

16

17

18

19

20

2122

C517	0.1uF
C514	10 uF
C518	10 uF

Pin REGO connects to the external power source 2 return. Node REGO is also the return line it connects to Q514 pin 2, and capacitors C518, C514, C515, and C517. 3 Resistor R517 is connected to the pin 1 (input) node of voltage regulator Q514 and to input pin RIN+. Voltage 5 regulator Q514 Pin 3 is the 18vdc regulated DC output is connected to the capacitors C515, C514 and output pin 7 18V. Capacitors C515, C517 are solid dielectric type is 8 used to filter high frequency ripple and to prevent Q514 9 from oscillating. Sub-circuit REG provides regulated 10 11 power for control circuits and output switch buffer AMP (FIG. 29). 12

FIG. 37 is a schematic for a non-isolated high side switch buck converter sub-circuit HSBK. FIG. 37 is a non-isolated high side switch buck converter sub-circuit HSBK. This converter topology consists of a non-isolated high efficiency buck stage, which provides regulated power to an efficient push-pull isolation stage. Sub-circuit HSBK consists of diode D8, capacitor C8, FET transistor Q31, sub-circuit TCTP (FIG. 8), sub-circuit BL1 (FIG. 18B), sub-circuit IFB (FIG. 40B), sub-circuit AMP (FIG. 29) and sub-circuit PWFM (FIG. 33).

Figure 37	Table
Element	Value/part number
C68	250uf
D68	MUR820
Q31	IRF540N

23 External power source VBAT connects to pins DCIN+

PCT/US00/26348

and DCIN-. Pin DCIN+ connects to transistor Q31 source, 1 sub-circuit PWFM pin PWFM0, sub-circuit AMP pin GAO, and 2 sub-circuit IFB pin FBE, sub-circuit TCTP pins DCIN+ and 3 B-. Regulated 18-volt output from sub-circuit TCTP pin B+ 4 connects to sub-circuit AMP pin GA+ and to sub-circuit 5 PWFM pin PWFM+. This provides the positive gate drive relative to the source of Q31. Power source VBAT return 7 is connected to pin DCIN-, sub-circuit TCTP pin DCIN-, 8 diode D68 anode, capacitor C68, RLOAD, sub-circuit IFB 9 pin OUT-, output pin B- and ground/return node GND. Sub-10 circuit PWFM is designed for adjustable pulse-width 11 operation from 0 to 90%, maximum pulse width occurs with 12 no feedback current to pin PW1. Increasing the feedback 13 current reduces the pulse-width and output voltage from 14 converter HSBK. Sub-circuit PWFM clock/PWM output pin CLK 15 16 is connected to the input pin GA1 of buffer sub-circuit AMP. The output of sub-circuit AMP pin GA2 is connected 17 to the gate of Q31. The drain of Q31 is connected to sub-18 circuit BL1 pin P1B and the cathode of D68. Pin P1A of 19 sub-circuit BL1 is connected to capacitor C8, sub-circuit 20 IFB pin OUT- and RLOAD. With sub-circuit PWFM pin CLK 21 high buffer AMP output pin GA2 charges the gate of 22 transistor switch Q31. Switch Q31 conducts charging 23 capacitor C68 through NSME BL1 from source VBAT and 24 storing energy in BL1. Feedback output pin FBC from sub-25 circuit IFB is connected to sub-circuit PWFM pulse-width 26 adjustment pin PW1. As the output voltage reaches the 27 designed level sub-circuit IFB removes current from PW1 28 commanding PWFM to reduce the pulse-width or on time of 29 signal CLK. After sub-circuit PWFM reaches the commanded 30 pulse-width PWFM switches output pin CLK low turning off 31 Q31 stopping the current into BL1. The stored energy is 32

released from NSME BL1 into the now forward biased diode 1 D68 charging capacitor C68. By modulating the on time of 3 switch Q31 the converter "bucks" applied voltage and efficiently regulates to a lower voltage. Regulated 4 voltage is developed across Nodes B- and B+. Sub-circuit 5 IFB provides the isolated feedback voltage to the sub-6 circuit PWFM. When sub-circuit IFB senses the converter 7 output (nodes B+ and B-) is at the designed voltage more current is conducted by the phototransistor. Sinking current from PM1 commands the PWFM to a shorter pulse-10 width thus reducing the converter output voltage. In the 11 event the feedback signal from IFB commands the PWFM to 12 minimum output. Gate drive to switch Q31 is removed 13 stopping all buck activity capacitor C68 discharges 14 through RLOAD. Input current from VBAT is sinusoidal 15 making the converter very quiet. As such the switch Q31 16 is not exposed to large current spikes common to 17 saturating magnetic prior art. Thus placing less stress 18 on the switches thereby increasing the MTBF. Sub-circuit 19 HSBK takes advantage of the desirable properties of the 20 NSME in this converter topology. 21

22 FIG. 38 is a schematic for an isolated two-stage low side switch buck converter sub-circuit LSBKPP. 23 converter topology consists of a high efficiency low-side 24 switch buck stage, which provides regulated power to an 25 efficient push-pull isolation stage. An efficient center-26 tap fullwave rectifier provides rectification. 27 circuit LSBKPP consists of diode D46, capacitor C46, FET 28 transistor Q141, sub-circuit REG (FIG. 36), sub-circuit 29 OUTB (FIG. 25A), sub-circuit BL1 (FIG. 18B), sub-circuit 30 TCTP (FIG. 8), sub-circuit IFB (FIG. 40B), sub-circuit 31 AMP (FIG. 29), sub-circuit DCAC1, and sub-circuit PWFM 32 33 (FIG. 33).

Figure 38	Table
Element	Value/part number
C46	250uf
D46	MUR820
Q141	IRF540N

1

External power source VBAT connects to pins DCIN+ 2 and DCIN-. From pin DCIN+ connects to sub-circuit REG pin 3 RIN+, D46 cathode, capacitor C46, sub-circuit TCTP (FIG. 4 5 8) pin DCIN+, and sub-circuit DCAC1 pin DC+. Voltage regulator sub-circuit REG output pin +18V connects to 6 sub-circuit AMP pin GA+ and to sub-circuit PWFM pin 7 Sub-circuit REG provides regulated low voltage 8 power to the controller and to the main switch buffer. 9 10 VBAT negative is connected to pin DCIN- and ground return node GND. Node GND connects to sub-circuit PWFM pin 11 PWFM0, sub-circuit AMP pin GA0, Q141 source, sub-circuit 12 IFB pin FBE, sub-circuit REG pin REGO and sub-circuit 13 TCTP pin DCIN-. Sub-circuit PWFM (FIG. 33) is designed 14 for variable pulse width operation. The nominal frequency 15 is between 20-600Khz PWFM is configured for maximum pulse 16 width 90% (maximum buck voltage) with no feedback current 17 from sub-circuit IFB. Increasing the feedback current 18 reduces the Q111 on time reducing the voltage to the 19 push-pull stage and the output from converter LSBKPP. 20 Sub-circuit PWFM clock output pin CLK is connected to the 21 input pin GA1 of buffer sub-circuit AMP (FIG. 29). The 22 output of switch speed up buffer sub-circuit AMP pin GA2 23 is connected to the gate of Q141. Floating isolated 18-24 volt power from sub-circuit TCTP pin B+ connects to sub-25 circuit DCAC1 pin P18V. The drain of Q141 is connected to 26 sub-circuit BL1 pin P1A and the anode of D46. The return 27 line of sub-circuit DCAC1 pin DC- connects to sub-circuit 28

BL1 pin P1B, sub-circuit TCTP pin B- and C46. With sub-1 circuit PWFM pin CLK high buffer AMP output pin GA2 2 charges the gate of transistor switch Q141. Switch Q141 3 conducts reverse biasing diode D46; capacitor C46 starts charging through NSME BL1 from source VBAT. During the 5 time Q141 is conducting, energy is stored in NSME sub-6 circuit BL1. Charging C46 provides power to final push-7 pull converter stage DCAC1. The output of the output 8 rectifier sub-circuit OUTB is connected to feedback sub-9 circuit IFB output pin FBC from sub-circuit IFB is 10 connected to sub-circuit PWFM pulse-width adjustment pin 11 PW1. Sub-circuit IFB removes current from PW1 commanding 12 PWFM to reduce the pulse-width or on time of signal CLK. 13 After sub-circuit PWFM reaches the commanded pulse-width 14 PFFM switches CLK low turning off Q141 stopping the 15 current into BL1. The energy is released from NSME BL1 16 into the now forward biased flyback diode D46 charging 17 capacitor C46. By modulating the on time of switch Q141 18 the converter voltage is regulated. Regulated voltage is 19 developed across C46 Nodes DC+ and GND. Providing energy 20 to the isolated constant frequency push-pull DC to AC 21 converter sub-circuit DCAC1 (FIG. 2). Sub-circuit DCAC1 22 provides efficient conversion of the regulated buck 23 voltage to a higher or lower voltage set by the magnetic 24 element winding sub-circuit PPT1 (FIG. 19) ratio. The 25 center tap of the push-pull output magnetic is connected 26 to, sub-circuit OUTB pin OUT-, RLOAD, sub-circuit IFB pin 27 OUT- and the pin OUT- forming the return line for the 28 load and feedback network. Output of sub-circuit DCAC1 29 pin ACH is connected to sub-circuit OUTB pin C7B. Output 30 of sub-circuit DCAC1 pin ACL is connected to sub-circuit 31 OUTB pin C8B. Sub-circuit OUTB provides rectification of 32

the AC power generated by sub-circuit DCAC1. As the non-1 2 saturation magnetic converter is very quite minimal filtering is required by OUTB. This further reduces cost 3 and improves efficiency as losses to filter components are minimized. Sub-circuit IFB provides the isolated 5 feedback current to the sub-circuit PWFM. When subcircuit IFB senses the converter output (nodes OUT+ and 7 8 is greater than the designed/desired voltage, current is removed from node PM1. Sinking current from 9 PM1 commands the PWFM to a shorter pulse-width thus 10 increasing the buck action and reducing the first stage 11 converter output voltage. In the event the feedback 12 signal from IFB commands the PWFM to minimum output. Gate 13 drive to switch Q141 is removed stopping all buck 14 activity capacitor discharging C46. Input current from 15 VBAT to charge C46 is sinusoidal making the converter 16 very quiet. In addition the switch Q141 is not exposed a 17 potentially destructive current spike. Placing less 18 stress on the switches thereby increasing the MTBF. Sub-19 of circuit LSBKPP takes advantage the desirable 20 properties of the NSME in this converter topology. 21 Adjusting the NSME BL1 (FIG. 18B) sets the amount of buck 22 voltage available to the final push-pull isolation stage. 23 24 Greater efficiencies are achieved at higher voltages. The final output voltage is set by the turns ratio of the 25 push-pull element PPT1 (FIG. 19). Converter 26 provides efficient conversion from high voltage sources 27 into high current isolated output. 28 FIG. 39 is a schematic for an isolated two-stage low 29

FIG. 39 is a schematic for an isolated two-stage low side switch buck converter sub-circuit LSBKPPBR. This converter topology consists of a non-isolated high efficiency low-side switch buck stage, which provides

- regulated power to an efficient push-pull isolation 1
- fullwave bridge rectifier provides 2 stage. A
- rectification. Sub-circuit LSBKPPBR consists of diode D6, 3
- capacitor C6, FET transistor Q111, sub-circuit REG (FIG.
- 36), sub-circuit OUTBB (FIG. 25B), sub-circuit BL1 (FIG. 5
- 18B), sub-circuit TCTP (FIG. 8), sub-circuit IFB (FIG. 6
- 40B), sub-circuit AMP (FIG. 29), sub-circuit DCAC1 (FIG.
- 2), and sub-circuit PWFM (FIG. 33).

Figure 39	Table
Element	Value/part number
C6	250uf
D6	MUR820
Q111	IRFP

External power source VBAT connects to pins DCIN+ and DCIN-. From pin DCIN+ connects to sub-circuit REG pin 10 11 RIN+, D6 cathode, capacitor C6, sub-circuit TCTP (FIG. 8) pin DCIN+, and sub-circuit DCAC1 pin DC+. Voltage 12 regulator sub-circuit REG output pin +18V connects to 13 sub-circuit AMP pin GA+ and to sub-circuit PWFM pin 14 PWFM+. Sub-circuit REG provides regulated low voltage 15 power to the controller and to the main switch buffer. 16 VBAT negative is connected to pin DCIN- connects to sub-17 circuit PWFM pin PWFM0, sub-circuit AMP pin GA0, Q111 18 source, sub-circuit IFB pin FBE, sub-circuit REG pin 19 REGO, sub-circuit TCTP pin DCIN-. Sub-circuit PWFM (FIG. 20 33) is designed for variable pulse width operation. The 21 22 nominal frequency is between 20-600Khz PWFM is configured for maximum pulse width 90% (maximum buck voltage) with 23 no feedback current from sub-circuit IFB. Increasing the 24 25 feedback current reduces the Q111 on time reducing the voltage to the push-pull stage and the output from 26

converter LSBKPPBR. Sub-circuit PWFM clock output pin CLK 1 is connected to the input pin GA1 of buffer sub-circuit 2 AMP (FIG. 29). The output of switch speed up buffer sub-3 circuit AMP pin GA2 is connected to the gate of Q111. 4 Floating isolated 18-volt power from sub-circuit TCTP pin 5 B+ connects to sub-circuit DCAC1 pin P18V. The drain of 6 Q111 is connected to sub-circuit BL1 pin PA1 and the 7 anode of D6. The return line of sub-circuit DCAC1 pin DC-8 connects to sub-circuit BL1 pin P1B, sub-circuit TCTP pin 9 B- and C6. With sub-circuit PWFM pin CLK high buffer AMP 10 output pin GA2 charges the gate of transistor switch 11 Q111. Switch Q111 conducts reverse biasing diode D6; 12 capacitor C6 starts charging through NSME BL1 from source 13 VBAT. During the time Q111 is conducting, energy is 14 stored in NSME sub-circuit BL1. Charging C6 provides 15 16 power to final push-pull converter stage DCAC1. output of the output rectifier sub-circuit OUTBB is 17 connected to feedback sub-circuit IPB output pin FBC from 18 19 sub-circuit IFB is connected to sub-circuit PWFM pulsewidth adjustment pin PW1. Sub-circuit IFB removes current 20 from PW1 commanding PWFM to reduce the pulse-width or on 21 22 time of signal CLK. After sub-circuit PWFM reaches the commanded pulse-width PFFM switches CLK low turning off 23 the current into BL1. The energy 24 stopping released from NSME BL1 into the now forward biased 25 flyback diode D6 charging capacitor C6. By modulating the 26 time of switch Q111 the converter voltage 27 regulated. Regulated voltage is developed across C6 nodes 28 DC+ and DC-. Providing energy to the isolated constant 29 frequency push-pull DC to AC converter sub-circuit DCAC1 30 (FIG. 2). Sub-circuit DCAC1 provides efficient conversion 31 of the regulated buck voltage to a higher or lower 32

voltage set by the magnetic element winding sub-circuit 1 PPT1 (FIG. 19) ratio. The return node of the sub-circuit 2 OUTBB pin OUT- is connected to RLOAD, sub-circuit DCAC1 3 pin ACO, sub-circuit IFB pin OUT- and the pin OUT-. Node the return line for the load and feedback 5 network. Output of sub-circuit DCAC1 pin ACH is connected 6 to sub-circuit OUTBB pin C7B. Output of sub-circuit DCAC1 7 pin ACL is connected to sub-circuit OUTBB pin C8B. Sub-8 circuit OUTBB provides rectification of the AC power 9 generated by sub-circuit DCAC1. As the disclosed non-10 saturation magnetic converter has minimal output ripple, 11 less filtering is required by OUTBB. This further reduces 12 13 cost and improves efficiency as losses in components are minimized. Sub-circuit IFB provides the 14 isolated feedback current to the sub-circuit PWFM. Open 15 collector output of IFB pin FBC connects to PWFM pin PW1. 16 When sub-circuit IFB senses the converter output (nodes 17 OUT+ and OUT-) is greater than the designed/desired 18 voltage, current is removed from node PM1. 19 current from PM1 commands the PWFM to a shorter pulse-20 width thus increasing the buck action and reducing the 21 first stage converter output voltage. In the event the 22 feedback signal from IFB commands the PWFM to minimum 23 output. Gate drive to switch Q111 is removed stopping all 24 buck activity capacitor discharging C6. As the NSME does 25 not saturate the destructive noisy current spikes common 26 to prior art are absent. Input current from VBAT to 27 charge C6 is sinusoidal making the converter very quiet. 28 In addition the switch Q111 is not exposed a potentially 29 destructive current spike. Placing less stress on the 30 increasing the MTBF. Sub-circuit switches thereby 31 LSBKPPBR takes advantage of the desirable properties of

32

1 the NSME in this converter topology. Adjusting the NSME

2 BL1 (FIG. 18B) sets the amount of buck voltage available

3 to the final push-pull isolation stage. Greater

4 efficiencies are achieved at higher voltages. The final

5 output voltage is set by the turns ratio of the push-pull

6 element PPT1 (FIG. 19). Converter LSBKPPBR provides

7 efficient conversion from high voltage sources such as

8 high power factor AC to DC converters such as sub-circuit

9 ACDCPF (FIG. 4).

15

16

17

18

19

20

FIG. 40 is the schematic of the inventions isolated over voltage feed back network sub-circuit IPFFB. Sub-circuit IPFFB consists of Resistors R926, R927, R928, R929 and R930, capacitor C927, zener diodes D928 and D903, transistor Q915 and opto-isolator U903.

Figure 40	Table
Element	Value/part number
U903	NEC2501
Q915	FZT705CT
D903	ML5248B (18v)
D928	1SMB5956BT3 (200v)
R926	20k ohms
R927	10k ohms
R928	10k ohms
R929	10k ohms
R930	20k ohms

Node PF+ connects through resistor R927 to cathode of D903 and anode of opto-isolator U903. Cathode of diode D903 is connected to pin PF+. Resistor R928 is connected from anode of D928 to base of Q915. Capacitor C927 is connected in parallel with zener diode D903. Resistor R928 limits maximum base current. Resistor R929 is

connected between base and emitter of Q915. Resistor R929 1 is used to shunt excess zener leakage current from the 2 base common in high voltage diodes. Two hundred-volt 3 zener diode cathodes D928 are connected to pin PF+. Anode 4 of D928 is connected to R930 and R928. Resistor R930 5 provides a path for leakage current from 200-volt zener 6 D928. Resistor R926 limits the maximum current to U903 7 internal light emitting diode to about 10ma. Resistor 8 R927 sets the maximum zener current at maximum boost 9 voltage of approximately 200-volts to 20ma. Transistor 10 Q915 is biased off when the voltage from node PF+ and PF-11 is less than the zener voltage of 200-volts. Transistor 12 is in a cutoff or non-conducting state no current is 13 injected to U903 LED. The internal phototransistor is 14 also in a non-conducting state. The attached external 15 16 control sub-circuit is not commanded to change output. With 200 volts or more applied to nodes PF+ and 17 PF- reverse biased zener diode D928 injects current into 18 the base of Q915. Resistor R927, capacitor C927 and diode 19 18-volts to the collector of provide 20 Transistor Q915 conducts current into U903 LED injecting 21 22 base current into the U903 phototransistor. Modulating the LED current is reflected as variable impedance 23 and FBE. This phototransistor FBC may 24 between connected as a variable current source or impedance. This 25 sub-circuit senses excessive boost voltage and quickly 26 feeds back to the control sub-circuit (See PFA (FIG. 23), 27 PFB (FIG. 24) or (PWFM FIG. 33)) automatically reducing 28 the boost voltage. 29

FIG. 40A is a schematic diagram of the non-isolated 30 boost output voltage feed back sub-circuit FBA. Sub-31 circuit FBA consists of Resistors R1120, R1121, R1122, 32

## 1 R1123 and R1124.

Figure 40A	Table
Element	Value/part number
R1123	499k ohms
R1124	499k ohms
R1122	6.65k ohms
R1121	499k ohms
R1120	1MEG ohms

Input node PF+ connected to series resistor 2 3 [R1123+R1124] then to parallel resistors [R20||R21||R22] to the return node BR-. Resistors R1120, R1121, R1122, R1123 and R1124 values are selected for a nominal input voltage of 385-volts and output feed back voltage of 3.85. (See oscillograph G1 FIG. 34) Resistors R1120, 7 R1121, R1122, R1123 and R1124 are shown in surface mount 8 configuration but can be combined into two thru hole-9 resistors. Feedback output node PF1 is connected to node 10 PF1 of sub-circuit PFA (FIG. 23) or PFB (FIG. 24). Return 11 pin BR- is connected to BR- of PFA (FIG. 23) or PFB (FIG. 12 24). Nodes FBE and FBC it may also be connected between 13 nodes FM1 pin PWFM0 or PW1 pin PWFM0 of control sub-14 circuit PWFM (FIG. 33). 15

FIG. 40B is the schematic of the inventions isolated 16 low voltage feed back network sub-circuit FBA. Sub-17 circuit IFB consists of Resistors R900, R901 and R902, 18 zener diode D900, Darlington transistor Q900 and opto-19 isolator U900. 20

Figure 40B	Table
Element	Value/part number
U900	NEC2501
Q900	FZT705CT

D900	IN5261BDICT
R900	1k ohms
R902	4k ohms
R901	40k ohms

Node OUT+ connects cathode of D900 to R901. Anode of 1 diode D900 is connected to series resistor R900 to base 2 of Darlington transistor Q900. Resistor R902 is connected 3 from base to emitter to Q900. Resistor R901 connects to 4 anode of opto-isolator U900 LED (light emitting diode) 5 the cathode is connected to Q900 collector. Emitter of Q900 is the return current path and connects to pin/node 7 OUT-. Resistor R901 limits the maximum current to U900 8 internal light emitting diode to 20ma. Resistor R902 9 shunts some of the zener leakage current from the base. 10 Zener diode voltage selection sets the converter output 11 voltage a typical value maybe 48-volts. The zener voltage 12 is the final desired output minus two base emitter 13 junction drops (1.4V). Once the OUT+ node reaches the 14 zener voltage a small base current biases Q900 into a 15 conducting state turning "on" opto-isolator U900 internal 16 LED. Resistor R900 limits the maximum base current to 17 0900. Resistors R900 and R901 are selected to bias 18 Darlington transistor Q900 collector current with nominal 19 voltage across nodes OUT+ and OUT-. Change in voltage 20 between OUT+ and OUT- modulates the opto-isolator U900 21 LED current in turn changing the base current of U900 22 internal photo transistor. Phototransistor emitter is 23 node FBE collector is node FBC. Modulating the LED 24 current is reflected as variable impedance between FBC 25 26 and FBE. This phototransistor may be connected as a variable current source or impedance. When used with 27

1 control sub-circuit PFA (FIG. 23), PFB (FIG. 24) or (PWFM

FIG. 33) the phototransistor is connected as a current

3 shunt. Higher voltage applied to **OUT+** and **OUT-** nodes

increases the feedback shunt current commanding the

5 control sub-circuit (See PFA (FIG. 23) or PFB (FIG. 24)

6 or PWFM (FIG. 33)) to reduce the pulse-width or

7 frequency. IFB accomplishes high speed feed back due to

8 the very high gain of the Darlington transistor and the

9 rapid response of the internal converter stage(s) active

10 ripple reduction and excellent load regulation are

11 achieved.

18

19

20

21

22

FIG. 40C is the schematic of the alternate PFC isolated over voltage feed back network sub-circuit IOVFB. Sub-circuit IOVFB consists of resistors of R917, R938, R939 and R940, diode D911, Darlington transistor Q914 and opto-isolator U905.

Figure 40C	Table
Element	Value/part number
U905	NEC2501
Q914	FZT705CT
R938	160k ohms
R939	70k ohms
D911	1N5261BOTCT
R940	50k ohms
R917	40k ohms

The output of the PFC at pin PF+ is connected to R917 then to collector of Q914. Resistor R917 sets the maximum current to U905 light emitting diode. Resistor R938 is connected from return node PF+ to zener diode D911 cathode and R938. Resistor R939 is connected from return node PF- to zener diode D911 cathode and R938.

Anode of D911 is connected to wiper arm of adjustable 1

resistor R940. One leg of R940 is connected to the base 2

of transistor Q914 the other to R939 and U905 LED anode 3

and R939. Emitter of Q914 is connected to anode of U904. 4

Adjustable resistor R940 sets the maximum or trip voltage 5

before transistor Q914 is biased on. Providing current to

U905 LED. Phototransistor emitter is node FBE collector 7

is node FBC. Modulating the LED current is reflected as 8

impedance between and FBE. variable FBC 9

phototransistor is normally connected as a shunt to force 10

the control element to a minimum output. This sub-circuit 11

senses the boost voltage and feeds back to the PFC. Where 12

excessive boost voltage forces the PFC to automatically 13

reduce the boost voltage. 14

FIG. 40D is a schematic diagram of and alternate for 15 the non-isolated boost output voltage feed back sub-16 17 circuit FBD Sub-circuit FBD consists of Resistors R1120, R1121, R1122, R1123 and R1124.

Figure 40A	Table
Element	Value/part number
R1123,	499k ohms
R1124	
R1122	1.00k ohms

Element	value/parc number
R1123,	499k ohms
R1124	
R1122	1.00k ohms
R1121	1.00k ohms
R1123	66.5k ohms
R1120	6.65k ohms

PF+ connected to series node 19 [R1123+R1124] then to parallel resistors  $[R1122 \mid R1121]$ . 20 The other side of [R1122 | R1121] is connected to wiper 21 arm of R1121 and through to [R1123 | R1120] to the return 22 node BR-. Resistor values are selected for a nominal 23

1 input voltage of 385-volts. Resistors R1120-R1124 are

2 shown in a surface mount configuration but, can be

3 combined into other series parallel combinations to form

other equivalent circuits. Feedback output node PF1 is

5 connected to node PF1 of sub-circuit PFA (FIG. 23) or PFB

6 (FIG. 24). Return pin BR- is connected to BR- of PFA

7 (FIG. 23) or PFB (FIG. 24). Nodes FBE and FBC may also

8 be connected between nodes FM1 pin PWFM0 or PW1 pin PWFM0

9 of control sub-circuit PWFM (FIG. 33). Component values

10 are selected to provide a 15-volt adjustment range.

FIG. 41 is the schematic of the alternate low voltage feed back network sub-circuit FBI. Sub-circuit FBI consists of Resistors R81, R82 and R83, zener diode D80, NPN transistor Q80 and capacitor C80.

Figure 41	Table
Element	Value/part number
R81	1k ohms
D80	Zener Voltage = (Desired Output-0.65V)
Q80	BCX70KCT
C80	1000pf
R82	1k ohms
R83	715k ohms

15

16

17

18

19

20

21

22

23

Node OUT+ connects cathode of D80. Anode of diode D80 is connected to through resistor R83 to OUT- and resistor R82 to base of transistor Q80. Capacitor C80 is connected from base to pin OUT-. Capacitor C80 bypasses high frequency to noise to OUT-. Resistor R81 is connected from emitter of Q80 to node OUT-. Resistor R81 adds local negative feedback to reduces the effects of variation in transistor gain. Collector of Q80 is connected to pin FBC. The return current node connects to

pins FBE and OUT-. Resistor R82 limits the maximum base 1 current protecting Q80. Resistor R83 shunts some of the 2 zener leakage current from the base. Zener diode voltage 3 selection sets the converter output voltage a typical 4 value maybe 48-volts. The zener voltage is the final 5 desired output minus one base emitter junction drop 6 (0.65-Volts). When the OUT+ node reaches the nominal 7 8 level reverse biased zener starts to conduct injecting a small base current into Q80. Biasing transistor into a 9 conducting state. Change in voltage between OUT+ and OUT-10 modulates Q80 collector current. During normal operation 11 the zener diode is biased at it's knee thus small changes 12 in voltage result in relatively large collector current 13 changes. When sub-circuit FBI used with control sub-14 circuit PFA (FIG. 23), PFB (FIG. 24) or (FIG. 33) the 15 transistor is connected as a current shunt. Higher 16 voltage applied to OUT+ and OUT- nodes increases the 17 feedback shunt current commanding the control sub-circuit 18 19 (See PFA (FIG. 23) or PFB (FIG. 24) or PWFM (FIG. 33) to reduce the pulse-width or frequency. Sub-circuit FBI 20 provides high-speed feedback and gain to ripple 21 components. With the rapid response of the internal 22 converter stage(s) active ripple reduction and excellent 23 24 load regulation are achieved.

FIG. 41A is the schematic of an alternate over 25 voltage feed back network sub-circuit FB2. Sub-circuit 26 FB2 consists of Resistors R419, R418, R414 and R410, 27 28 zener diode D410, and NPN transistors Q414 and Q413.

Figure	Table
41A	
Element	Value/part number
R414	22k ohms
D410	BZX84C10
Q413-Q414	FMMT2222ACT
R418	25.5K ohms
R410,	499k ohms
R419	

Node PF+ connects to series resistors R410+R419+R418 1 then to common or ground forming voltage divider. junction of R418 and R419 connects to collector of Q414 3 and cathode of Zener diode D410. Diode D410 anode 4 connects to base of transistor Q414. Emitter of Q414 5 connects to base of Q413 and through resistor R414 to Emitter of Q413 is also connected to ground. 7 ground. Collector of Q413 connects to node PF2 for connection to 8 regulator sub-circuit PFB pin2. . Resistors R410, R419, 9 R418 and D410 are selected to forward bias transistors 10 Q413 and Q414 when node PF+ exceeds 450VDC relative to 11 common. This regulates the boost activity until the fault 12 condition subsides providing fast reliable alternative 13 regulation thus meeting UL test requirements. 14

FIG. 42 is the schematic of the inventions over voltage protection embodiment sub-circuit OVP1. Sub-circuit OVP1 consists of SCR (silicon controlled rectifier) SCR1200, resistor R1200, capacitor C1200 and zener diodes D1200, D1202 and D1203.

Lonci aroaco	zener aroaes servi, servi ana servi.	
FIG. 42	Table	
Element	Value/part number	
SCR1200	MCR265-10	
D1203	BZT03-C200 (200 V)	
D1202	BZT03-C200 (200 V)	

15

16

17

18

19

D1200	IN4753 (5.1v)
C1200	220 pf
R1200	10,0k ohms

Input pin PF+ is connected to cathode of zener diode 1 D1203, anode of D1203 is connected to series zener diodes + D1200] then to gate of SCR1200. 3 attenuation network of [R1200| C1200] is connected from 4 SCR SCR1200 gate to the return node BR-. Diodes D1102 and D1103 are both 200-volt; D1101 is a 5.1-volt type the sum of the zener voltages set the trip point of the OVP 7 at 405-volts. Other trip voltages may be implemented by selecting other zener diode combinations. 9 C1200 and R1200 prevents leakage current and transients 10 from accidentally tripping the OVP. In the event of very 11 high AC line voltages or a component failure in a feed 12 back loop (FIG. 40A, 40B, 40C or 40) The boost voltage 13 may quickly rise increase to levels dangerous to the 14 output switch or output storage capacitors. 15 When the 16 output boost voltage of the at node PF+ rises above 405V, zener diodes D1203, D1202 and D1200 conduct a small 17 current into the gate of SCR1200 turning SCR1200 on. 18 Turning SCR1200 on places a low impedance path across the 19 AC line through the rectifier sub-circuit BR (FIG. 22). 20 SCR1200 and bridge rectifier diodes must be selected to 21 withstand the short circuit currents that may exceed 100 22 amperes until the input fuse opens. Thus quickly 23 24 limiting the boost output voltage to a safe level. This circuit should never operate under normal AC 25 voltages. By changing zener voltages this sub-circuit 26 would also be suitable for use in the across 27 rectifier output to protect the load from an over voltage 28 condition. Sub-circuits OVP1 shuts down the converter 29 with out opening the line fuse. Sub-circuit OVP may be 30 used in combination with OVP1 (FIG. 42A) as a fail-safe 31 32 back up for critical loads.

33 FIG. 42A is the schematic of the inventions over

118

voltage protection embodiment sub-circuit OVP2. 1

SCRs (silicon controlled circuit OVP2 consists of 2

rectifier) SCR1101 and SCR1100, resistors R1101 and 3

R1102, capacitors C1100 and C1101 and zener diodes D1100,

D1102 and D1103. 5

20

Figure 42A	Table
Element	Value/part number
SCR1101	S101E (Teccor)
SCR1100	S601E (Teccor)
D1103	BZT03-C200 (200 V)
D1102	BZT03-C200 (200 V)
D1100	IN4753 (5.1v)
R1100	16000
R1101	5.1 K ohms
R1102	5.1 K ohms
C1100	1200 pf
C1101	1200 pf

is node/pin CP18V+ of **SCR1101** Anode connected to external control DC source. Return node BR-7 is connected to SCR1101 cathode and capacitor C1100. 8 Input node PF+ is connected to cathode of zener diode 9 D1103 and to series resistor R1100 then to anode of SCR 10 SCR1102. The anode of D1103 is connected to the cathode 11 of D1102. The anode of D1102 is connected to the cathode 12 of D1100. The cathode of SCR1100 is connected to the gate 13 of SCR1101. The anode of D1103 is connected to series 14 zener diodes [D1102 + D1100] then to capacitor C1100 then 15 ||R1200] to the return node BR-. Capacitor [C1200 16 prevents leakage current and transients from accidentally 17 tripping OVPB. In the event of very high AC line voltages 18 or a component failure in a feed back loop (IPFFB FIG. 19 40A, FBA 40B, IFB 40C or FBI FIG. 41) The boost voltage

may guickly rise increase to levels dangerous to the output switch or output storage capacitors. When the output boost voltage of the at node PF+ rises above 405V, 3 zener diodes D1103, D1102 and D1100 conduct a small current into the gate of SCR1101 latching SCR1101 on. 5 Resistor R1100 provides holding current for 6 Turning SCR1101 provides gate current 7 to SCR1100, resistors R1100 and R1101 limits the gate current and 8 provides the hold current to SCR1100. With gate current 9 10 to SCR1100 the SCR is turned on providing a low impedance path from nodes CP18V+ to BR-. This action removes the 11 regulated power to the main switch buffer and or PWM 12 controllers PFA (FIG. 23) or PWFM (FIG. 33) and or buffer 13 AMP (FIG. 29) thus turning off the main switch. 14 converter is held in an off state until boost voltage PF+ 15 through R1100 can not maintain the holding current of 16 SCR1101. Typically power must be removed from the system 17 to reset SCR1101. The minimum holding current of SCR1101 18 is typically 5-10ma. The action of OVP1 quickly limits 19 the boost output voltage to a safe level. This circuit 20 should never operate under normal AC line voltages. By 21 changing zener voltages this sub-circuit would also be 22 suitable for use across the output rectifier to protect 23 the load from an over voltage condition. Sub-circuit OVP1 24 gracefully shuts down the converter requiring manual 25 intervention to reset the fault. 26 FIG. 42B is the schematic of the isolated output 27

FIG. 42B is the schematic of the isolated output over voltage feed back network sub-circuit OVP2. Sub-circuit OVP2 consists of resistors of R970, R971, and R972, capacitor C970, zener diode D970, SCR SCR970, Darlington transistor Q970 and opto-isolator U970.

Figure 42B	Table
Element	Value/part number
D970	1N5261BOTCT
U970	NEC2501
Q970	FZT705CT
R970	160k ohms
R971	10k ohms
R972	22k ohms
C970	200pf

The output of the converter at pin OUT+ is connected 1 to R972 and to the cathode of zener diode D970. The anode 2 of D970 is connected to series resistor R970 then to base 3 of Q970. Resistor R970 sets the maximum base current to 4 Q970. Resistor R971 is connected between the anode of D970 and return node OUT-. Anode of light emitting diode U970 is connected to resistor R972 then to OUT+. The 7 cathode of U970 LED is connected to Q980 collector. 8 Emitter of Q980 is connected to return node OUT-. Zener 9 diode D960 sets the maximum or trip voltage before 10 transistor Q970 is biased on providing current to U970 11 LED. Application of voltage greater than the zener 12 voltage of D970 injects a small base current into Q970. 13 Transistor Q970 turns on the internal LED of U970 placing 14 phototransistor in a conducting state and low impedance 15 to pins OVC and OVC. External push-pull driver sub-16 PPG (FIG. 43) is shut down immediately by 17 circuit bringing pin PPEN high stopping the output stage. Sub-18 circuit OVP2 senses the output voltage and quickly feeds 19 back to the push-pull PFC. Where excessive boost voltage 20 forces the PFC to automatically reduce the boost voltage. 21

FIG. 42C is the schematic of the isolated output

- 2 over voltage crowbar network sub-circuit OVP3. Sub-
- 3 circuit OVP3 consists of resistors of R980, R981, R982,
- 4 R983, R984 and R985, capacitors C980, C981 and C982 zener
- 5 diode D980, SCRs SCR980 and SCR981, Darlington transistor
- 6 Q980 and opto-isolator U980.

Figure 42C	Table
Element	Value/part number
D980	1N5261BOTCT
SR980	S601E (Teccor)
U980	NEC2501
Q980	FZT705CT
R980	160k ohms
R981	10k ohms
R982	22k ohms
R983	51k ohms
R984	1200 ohms
R985	510 ohms
C980	200 pf
C981	1200 pf
C982	1200 pf

The converter output is sensed at pin OUT+ reference to pin OUT-. Pin OUT+ is connected to resistor R982 and 8 to the cathode of zener diode D980. The anode of D980 is 9 connected to series resistor R980 then to base of Q980. 10 Resistor R980 limits the base current to Q980. Resistor 11 R981 is connected between the anode of D980 and return node OUT- to provide a diode leakage current path. Anode 13 light emitting diode U980 is connected through 14 resistor R982 then to OUT+. The cathode of U980 LED is 15 connected to Q980 collector. Emitter of Q980 is connected 16

32

WO 01/26207 PCT/US00/26348 122

to return node OUT-. Zener diode D960 sets the maximum 1 or trip voltage before transistor Q980 is biased on 2 providing current to U980 LED. Application of voltage 3 greater than the zener voltage of D980 injects a small 4 base current into Q980. Emitter of opto-isolator U980 is 5 connected to the gate of SCR981 and through [R984 | C982] to return node BR-. Transistor Q980 turns on the internal 7 LED of U980 placing phototransistor in a conducting state 8 and supplying gate current to SRC SCR981 from the 9 external 18-volt source connected to pin CP18V+. Network 10 [R984||C982] prevents false triggering of SCR SCR981. The 11 cathode of SCR SCR981 is connected to the gate of SCR 12 SCR980 and through [R985||C981] to return BR-. With SCR 13 SCR981 turned on gate current is provided to low voltage 14 SCR SCR980. High voltage boost output is connected to pin 15 PF+ resistor R983 supplies hold current to SCR SCR981 16 holding SCR SCR980 on. SCR SCR980 is selected for low 17 hold current and ability to block the maximum boost 18 voltage on PF+. SCR SRC980 anode is connected to pin 19 CP18V+. SCR SRC980 cathode is connected to return pin BR-20 . SCR980 clamps the low voltage supply CP (FIG. 26) or 21 22 CPA (FIG. 27). With the low supply held down the gate drive to the main switch is disabled turning off the 23 converter. With the main switch Q1 (FIG. 1,3,4) turned 24 off holdup capacitor C17 charges to applied AC line peak. 25 With pin PF+ held near line peak SCRs SCR981 will hold 26 SCR SCR981 on until AC line power is removed to the 27 converter. Sub-circuit OVP3 senses the of 28 specification output voltage and quickly stop 29 converter thereby protecting the load and converter with 30 out generating destructive currents like OVP (FIG. 42). 31 FIG. 43 Push-pull oscillator sub-circuit PPG FIG.

125

PCT/US00/26348

1 43 is the push-pull oscillator sub-circuit of the

2 invention. The current implementation uses a Motorola

3 MC33025 pulse width modulator IC to generate the clock

4 signals to drive the push-pull output stage. Sub-

5 circuit PPG consists of U14 a two-phase oscillator,

6 resistors R126, R130, R131, R132, R133, R134, R135,

7 R136 and R137, capacitors C143, C136, C139, C140, C141

8 and **C142**.

Figure 43	Table
Element	Value/part
	number
U14	MC33025
R126	12k ohms
R130	10 ohms
R131	10 ohms
R132	47k ohms
R133	10k ohms
R134	100k ohms
R135	15k ohms
R136	1.5 MEG ohms
R137	15k ohms
C136	0.22uf
C139	0.22uf
C140	0.22uf
C141	0.01uf
C142	0.001uf
C143	.33 uf

The current implementation uses a Motorola MC33025
pulse width modulator IC to generate the clock signals
to drive the push-pull stage. But, any non-overlapping
two phase fixed frequency generator could be used. Pin

1 of U14 is connected to [capacitor C143 | Resistor R132] then to pin 3. Resistor R134 connects the 2 internal 5.1-volt reference output of U14 pin 16 to pin 3 1. Resistors R135 in series with R137 from 5.1-volt 4 reference to return node PPGO form a voltage divider; 5 the center is connected to U14 pin 2 placing pin 2 at 6 2.55-volts. Resistor R126 is connected from U14 pin 5 7 to return node PPGO. Resistor R133 is connected from 8 U14 pin 1 to return node PPGO. Timing capacitor C142 is 9 connected from U14 pins 6 and 7 to return node PPGO. 10 Resistor R126 and capacitor C142 set the operating 11 frequency of the internal oscillator. Timing resistor 12 could be replaced with a JFET, MOSFET, transistor, or 13 similar switching device to provide variable frequency 14 operation. The drain of the transistor would 15 16 connected to pin 5. The source would be connected to PPG0. The variable frequency command return node 17 voltage/current is applied between gate and source. 18 Capacitor C141 is connected from U14 pin 8 to return 19 node PPGO. Capacitor C136 is connected from U14 pin 16 20 to return node PPGO. Capacitor C140 is connected from 21 22 U14 pin 15 to return node PPGO. Capacitor C139 is connected from U14 pin 13 to return node PPGO. Resistor 23 R136 is connected from U14 pin 9 to return node PPGO. 24 25 U14 pins 10 and 12 is connected to return node PPGO. External power is connected to node/pin PPG+ to PWM 26 (pulse width modulator) IC **U14** on pin **15** 27 resistor R130 connected to the 18-volt control supply. 28 Resistor R131 connected to pin 13 of U14 and PPG+ 29 30 provides power to the totem-poll output stage. The power return line is connected to node PPGO. IC U14 is 31 32 designed to operate at a constant frequency

1 approximately 20-600Khz with a fixed duty cycle of 35-

2 49.9%. Resistors R135, R137, R133 configure U14 to

3 operate at maximum pulse width. A two-phase non-over

4 lapping square wave is generated on pins 11 node PH2

5 and pin 14 node PH1 and delivered to speed-up buffers

6 AMP described in FIG. 29. The two-phase generator is

7 configured to prevent the issue of overlapping drive

8 signals that would null the core bias and present

9 excessive current to the switches. Sub-circuit PPG

10 provides the drive to the push-pull switches making

11 efficient use of the NSME.

FIG. 44 inrush limiter sub-circuit SS1. Sub-circuit
SS1 consists of diodes D447, resistors R441, R442, R443,
R444, R445 and R446, transistor Q446 and capacitors C449,

15 C442, and C448.

Figure 44	Table
Element	Value/part number
D447	1N5246
R441,R442	300K Ohm
R443-445	100 Ohm
C448	0.33uF
C442	330 uF 450V
C449	0.1 uF
R446	4.7 MEG Ohm

Node PF+ connects to the positive input of storage capacitor C442 and to series resistors R441+R442. Series resistors R441 and R442 may be replaced with a single element. Series resistors R441 and R442 in parallel with provide a safety discharge path for C442. Drain of transistor Q446 is connected to the negative terminal of C442 and R442. Source of Q446 is connected to return

Resistors [R443 | R445] are connected in 1 parallel with Q446 source and drain terminals. Resistors 2 R443, R444 and R445 may be replaced with a single 3 element. Resistor R446 connects to the rectified line 4 voltage node BR+ and to gate of Q446. Cathode of Zener 5 diode D447 is connected the gate of Q446. Anode of Zener diode D447 is connected to source of Q446. Diode D447 7 8 limits the maximum gate voltage to approx. 16 volts. Parallel capacitors C448 and C449 are connected in 9 D447. parallel Resistor R446 and capacitors 10 to [C448||C449] provide a time delay of (0.05 to 0.2 sec) at 11 power up. This delay range is offered by way of example 12 and not limitation. At power up transistor Q446 is in a 13 high impedance state. Thus capacitor C442 charging 14 current is limited by [R443||R444||R445]. Referring to 15 16 Interval 441 oscillograph G44 (Fig 44A) is the period when transistor is not conducting thus [R443||R444||R445] 17 provides the charging path thus limiting inrush current. 18 Greatly reducing stress on the line filter and rectifier 19 components during power up. The exponential decrease in 20 inrush current is observed during interval 441. Soft 21 22 start-interval 444 (Fig 44A) of oscillograph GPF+ is also marked with greater AC ripple voltage due to the series 23 resistance. As capacitors [C448||C449] charges through 24 R446 the gate voltage of Q446 increases turning 25 Q446. Transistor Q446 turns on during interval 442 (FIG. 26 44A). This action is marked by an increase in charging 27 current 446 and a reduction in AC ripple during interval 28 Similarly an exponential decrease in charging 445. 29 is observed during 442 C442 current as charges. 30 Transistor Q446 is held in the conducting state until 31 power is removed from the converter. During interval 447 32

PCT/US00/26348 WO 01/26207 127

the boost converter begins operation. Additional inrush 1

- 2 limiting is provided by sub-circuit SST (FIG.
- smoothly bringing up the output voltage during interval 3
- 448. Shown by the increase in line current to full load
- The instant invention provides settable during 443. 5
- inrush limiting intervals with simple resistor/capacitor 6
- value selection. Thus complementing the additional novel 7
- soft start boost circuit SST. While maintaining high 8
- power factor during the start up interval. The graceful 9
- 10 start up greatly reduces stress in the external fusing
- and components in the high current path. Enhancing MBTF 11
- with a minimal addition of components. This instant 12
- invention also permits "HOT" plugging multiple units in 13
- parallel for higher power and or redundancy. The inrush 14
- limiter SS1 briefly isolates the storage capacitor from 15
- the main DC bus. In this way "hot swapping" does no 16
- create a large disturbance on the AC or main external DC 17
- 18 BUS. The unique master less load sharing method taught
- in FIG. 4A allows any number of units to be connected in 19
- parallel for high power and reliability. 20
- FIG. 44A is an oscillograph of line current and 21
- output voltage during operation of sub-circuit SS1 (FIG. 22
- 44). 23
- FIG. 45 is a schematic diagram of the fast start 24
- sub-circuit FS1. Fast-start Sub-circuit FS1 consists of 25
- diodes D452 and D451, resistors R451, R452, R453, R454, 26
- R455 and R456, transistors Q450 and Q451, and capacitors 27
- C452, C453, and C451. 28

Figure 45	Table
Element	Value/part number
D451	Rlz5.1 ZENER 5.1v

D452	Rlz24 ZENER 24v
R451	1 MEG Ohm
R452-	2.2 MEG Ohm
453,R454	
R455	4.3K Ohm
R456	499K Ohm
C453	0.01 uF
C451	4.7 uF
C452	1.0 uF
Q450	FMMT2222
Q451	STD3NC80

1

Resistor R451 connects node VCC to the base of 2 transistor Q450, then to resistor R454 in parallel with 3 capacitor C451 to ground or BR-. Anodes of zener diodes 4 D451 and D452 are connected to ground. Cathode of zener 5 diode D451 is connected to emitter of Q450. Cathode of zener diode D452 is connected to collector of Q450, gate of Q451 and through resistors R452+R453 to node PF+. 8 Resistor R455 connects from PF+ to drain of Q451. 9 Resistor R456 connects from BR-(ground) to source of Q451 10 forming node TP15 and through capacitor C452 to the gate 11 of Q451. Capacitor C453 is connected between nodes TP17 12 and TP45. With application of AC power node PF+ voltage 13 increases rapidly. Transistor Q450 is not in a conducting 14 state as VCC is zero (no boost). Resistors R452+R453 15 charge C452 forward biasing Q451. Oscillograph G45 (FIG. 16 45A) is plot of the source gate voltage of Q451. 17 interval G451, transistor Q451 conducts providing power 18 to VCC though R455 from **PF+**. Interval G452 of 19 oscillograph GVCC shows the rapid rise of VCC. Thus full 20 power is immediately available to the main switch Q1 21

switch buffer AMP (FIG. 29) and to the power factor controller PFA, PFB or PFB1. With VCC at or above 12.6V 2 the boost converter gradually starts operation. 3 seen by the small AC voltage present on TP45 during 4 interval G454 (FIG. 45A). Transistor Q451 continues to 5 provide power to VCC while the boost operation ramps up during the soft-start interval G455. Once the soft-start 7 phase is completed, rectified AC via D261 and D260 8 provides power to VCC. Capacitor C453 couples HF boost 9 energy to quickly charge C451. R451 provides continuous 10 bias current to C451 to prevent the activation of Q451 11 when VCC is above 5 volts. Forward biasing Q450 reduces 12 the gate voltage on Q451. Past G456 transistor Q451 gate 13 to source is reverse biased turning off the fast-start. 14 In the event of an over voltage condition from a high 15 16 line condition or sudden load removal, boost activity will stop removing the AC voltage on TP45. Removal of 17 this base drive reduces current in the collector circuit 18 19 of G450, thus allowing Q451 to become forward biased if VCC falls below 5 volts. Power will be provided to VCC 20 any time C451 falls below 5 volts. This novel circuit 21 22 provides a unique method to quickly provide control power before boost operation begins and maintain control power 23 during extended over voltage or no load periods. 24 insuring rapid reliable start up and recovery under a 25

FIG. 45A is an oscillograph of sub-circuit FS1 during 27 operation of sub-circuit SS1 (FIG. 45). 28

full range of load and fault conditions.

26

46. Transient protection Sub-circuit 29 FIG. TRN consists of diodes D460-D462, Bridge rectifier 461 and 30 capacitors C260, C260. 31

Figure 46	Table
Element	Value/part number
D460-D462	S3M 3amp/1000v
C260	330 ufd 450V
461	Bridge 15Amp/800V
C2	1.5 ufd 630v

Line voltage AC plus a high voltage source HV1 are connected to the AC-voltage terminals of bridge rectifier 2 461. Bridge DC+ terminal connects to node BR+ and to 3 Anodes of transient protection diodes D460-D462 inductor L63 in parallel with capacitor C20. Inductor L63 5 and capacitor C20 do not substantially contribute to the 6 action of the transient protection circuit and are only shown for completeness. Cathodes of D460-D462 9 connected to Boost output and storage capacitors C2 and C260. Boost circuit operation is taught in FIG. 18A, 30, 10 29, and 24. Three transient protection diodes are 11 12 offered by way of example and not limitation. The number of devices is a function of the selected device forward 13 current capacity and the expected peak 14 currents. Capacitor C260 is a polarized electrolytic device and is 15 offered by way of example and not limitation. A solid 16 dielectric capacitor may be added in parallel to C260 17 lower the impedance and improve the high frequency 18 19 performance. During normal operation protection diodes D460-D462 are reverse biased due to the 20 action of the boost. With the application of a high 21 voltage event HV1 of any polarity to the AC line, the 22 23 rectified event appears on node BR+, also shown oscillograph G463 (FIG. 46B). If the transient voltage 24 exceeds the voltage at C2, D460-D462 are forward biased 25

1 transferring the energy to storage capacitor C260.

2 Common art transient methods shunt the energy into spark

3 gaps or MOV type devices. These devices suffer from

4 limited life cycles, excessive leakage currents or a

5 catastrophic failure. With proper component selection

6 very large transients may be absorbed with out exceeding

7 device ratings. Thus insuring high reliability with

8 minimal parts counts and cost. The instant invention is

9 adaptable to other offline converters having a storage

10 capacitor maintained (boosted) above the rectified peak

11 line voltage. This topology will work with positive or

12 negative reference converters.

13 **FIG. 46A.** Transient protection Sub-circuit **TRNX**14 consists of resistor **R468**, Bridge rectifier **BR468** and
15 capacitor **C468**.

Figure 46A	Table
Element	Value/part number
R458	1 MEG ohm
R468	220 ufd 450V
BR468	35Amp/600V

16

17

18

19

20

21

22

23

24

25

26

Line voltage AC plus a high voltage source HV1 are connected to the AC-voltage terminals of bridge rectifier BR468. Bridge output positive terminal connects to node BR+ and to resistor R486 in parallel with C468. Bridge output negative terminal connects to node BR- and to resistor R486 in parallel with C468. Sub-circuit TRNX may be connected in parallel with any AC or DC load requiring transient protection. With application of power to the bridge capacitor C468 charges to peak voltage. Resistor R468 bleeds off a small charge from C468. Once charging is complete only a small amount of

power is dissipated by R468. During a transient event of 1

- the type depicted in graph G462 (FIG. 46b). The high 2
- voltage transient will be directed into capacitor C468 3
- the low internal impedance of C468 with the high forward 4
- current capability of BR468. Limits the magnitude of the 5
- transient, by directing the transient energy into C468. 6
- Generating a voltage oscillograph response 7
- 8 Additional capacitors may be added for higher voltages,
- currents and or lower impedance. 9
- 46B is an oscillograph of the converter 10 FIG.
- operation during a high voltage transient 11
- Oscillograph G461 is the output voltage PF+. Oscillograph 12
- G462 is the rectified AC line voltage BR+. Oscillograph 13
- G463 is the gate voltage to the main boost switch Q1. 14
- FIG. 47 is a signal diagram of supply auto load 15
- leveling. To teach the invention FIG. 47 only shows the 16
- essential elements for clarity. Power supplied to 473 17
- enters regulator stage 470. Regulator stage 470 may be 18
- any type such as series pass, variable reactance (AC), 19
- boost, buck and shunt. These are offered by way of 20
- example and not limitation. The regulator 470 only 21
- 22 requires a control pin 479 that modulates the output N470
- in proportion to the control signal. Power or load 23
- sensing element 471 provides an output signal 472 that is 24
- proportional to the power delivered by 470 to load 476. 25
- sensing element may be a hall effect sensor 26
- resistor with differential amplifier, watt 27 (Current),
- sensor or current transformer. These are offered by way 28
- of example and not limitation. The requirement being 29
- that signal 472 is proportional to the power delivered. 30
- A simple inverting amplifier (not shown) may be required 31
- to level shift, buffer or invert signal 472 polarity for 32

a specific sensor. By way of example VCC derived from 1 the sampling the boost magnetic element PFT1A (FIG. 4A) 2 via CP1 (FIG. 26A) provides such a signal. Signal 472 3 (VCC) varies as a function of load as shown in FIG. 26B. 4 Load leveling is achieved with the addition of resistor 5 R476 connected between nodes 472 and 477. Resistor R345 is the corresponding component in the 4A 7 8 converter ACDCPF1. Power signal 472 is converted into a current through R476 and injected into summing junction 9 477. Summing junction 477 accepts current from R473 10 proportional to the converter temperature from sensor 11 In this way converter load sharing is based on 12 13 power and or temperature. Simple resistor ratios program load-sharing while maintaining 14 rates regulation. Resistor R479 develops a voltage proportional 15 to the summing currents and applies it to the inverting 16 terminal of comparator 478. Reference voltage V470 is 17 applied to non-inverting input of comparator 478. The 18 19 comparator generates command signal 479 to modulate the The action of the comparator is to regulator 470. 20 maintain a minimal voltage difference between comparator 21 22 input terminals. External power source(s) 475 and 475N connect to output node N474 and to common load 476. 23 configuration allows many converters to be connected in 24 Signal 472 (VCC) varies as a function of load 25 as shown in FIG. 26B. Load leveling is achieved with the 26 addition of resistor R476 connected between nodes 472 and 27 Thus regulating the output voltage lower as the 28 load increases. This unique action allows N units to be 29 operated in parallel with out the typical master slave 30 connections and circuitry. In this way the lightly 31 loaded converters increase output voltage thus accepting 32

more load. Like wise the heavy loaded converters will 1 reduce voltage, automatically shedding load to other 2 converters or sources. In this way any number of 3 converters may be connected in parallel for high power or 4 applications. In common art master/slave 5 configurations, loss of the master unit is catastrophic. 6 In the instant invention failure or removal of a unit(s) 7 causes the remaining units to increase output to absorb 8 the additional load. Optional temperature sensor T473 9 allows load sharing as a function of supply temperature 10 in addition to load. Thus minimizing thermal gradients 11 among multiple units. This auto load leveling method is 12 adaptable to AC or DC sources. Component selection sets 13 nominal operating voltages, and rates of load sharing. 14 This method allows dynamic load sharing with out the 15 16 typical master slave connections, costs, and reduced reliability. This method permits mixing of power supply 17 types i.e. auto load sharing and only requiring their 18 output voltages to be substantially equal. Thus providing 19 excellent regulation, simple setup and configuration, 20 "hot swap" capability automatic recovery from fault 21 conditions. 22

FIG. 47A is an alternate signal diagram of supply 23 auto load leveling. To teach the invention FIG. 47A only 24 shows the essential elements for clarity. Power supplied 25 to 473 enters the regulator stage 470. Regulator stage 26 may be any type such as series pass, variable 27 reactance (AC), boost, buck and shunt. These are offered 28 by way of example and not limitation. The regulator 470 29 only requires a control pin 479 that modulates the output 30 N470 in proportion to the control signal. Power or load 31 sensing element 471 provides an output signal 472 that is 32

proportional to the power delivered by 470 to load 476. 1 Load sensing element may be a hall effect sensor 2 (Current), resistor with differential amplifier, watt 3 sensor or current transformer and are offered by way offered example and not limitation. The requirement 5 signal 472 is proportional to the power 6 being that A simple inverting A470 amplifier may be delivered. 7 8 required to level shift, buffer or invert signal 472 polarity for a specific sensor. By way of example VCC 9 derived from the sampling the boost magnetic element 10 PFT1A (FIG. 4A) via CP1 (FIG. 26A) provides such a 11 signal. Signal 472 (VCC) varies as a function of load as 12 shown in FIG. 26B. Amplifier A470, resistor R478 and R47513 provides signal inversion to correct the signal polarity. 14 Automatic load leveling is achieved with the addition of 15 16 resistor R476 connected between nodes output of A470 and Resistor R345 in FIG. 4A is the corresponding 17 component in the converter ACDCPF1. Power signal 472 is 18 19 converted into a current through R476 and injected into reference junction N476. Reference voltage V470 through 20 R470 to non-inverting input of comparator 478. 21 effectively modulating the reference voltage to reduce 22 the converter output voltage with higher powers. Summing 23 junction 477 accepts current from R475 proportional to 24 the converter output N474. Thus enabling converter load 25 sharing based on power. Simple resistor ratios program 26 load-sharing rates and output voltages while maintaining 27 converter regulation. Resistor R479 develops a voltage 28 proportional to the summing currents and is applied to 29 the inverting terminal of comparator 478. The comparator 30 generates command signal 479 to modulate the regulator 31 The action of the comparator is to maintain a 32 470.

minimal voltage difference between comparator 1 terminals. Additional external power source(s) 475 and 2 475N connect to output node N474 and turn to common load 3 This configuration allows many converters to be 4 connected in parallel. Thus regulating the output voltage 5 lower as the load increases. This unique action allows N units to be operated in parallel with out the typical 7 master slave connections and circuits. In this way the 8 lightly loaded converters increase output voltage thus 9 load. Like wise 10 accepting more the heavy loaded converters will reduce voltage, automatically shedding 11 load to other converters or sources. In this way any 12 13 number of converters may be connected in parallel for high power or redundant applications. In common art 14 master/slave configurations, loss of the master unit is 15 In the instant invention failure or 16 catastrophic. removal of a unit(s) causes the remaining units to 17 increase output to absorb the additional load. This auto 18 load leveling method is adaptable to AC or DC sources. 19 Component selection sets nominal operating voltages, and 20 rates of load sharing. This method allows dynamic load 21 sharing with out the typical master slave connections, 22 costs, and the reduced reliability. This method also 23 permits mixing of power supply types i.e. auto load 24 sharing and constant voltage types. Only requiring their 25 stand alone output voltages to be substantially equal for 26 a given load. This provides excellent regulation, simple 27 setup and configuration, "hot swap" capability automatic 28 recovery from fault Conditions. 29 Although the present invention has been described 30

with reference to a preferred embodiment, numerous 31 modifications and variations can be made and still the 32

- 1 result will come within the scope of the invention. No
- 2 limitation with respect to the specific embodiments
- 3 disclosed herein is intended or should be inferred.

I CLAIM: 1 2 1. A converter comprising: 3 a power factor corrected flyback converter having a feedback circuit; 5 a push pull converter having a duty cycle; 6 said power factor corrected flyback converter 7 8 providing a variable signal to said push pull 9 converter; a full wave rectified output circuit; 10 11 said push pull converter providing a signal having an operating frequency to said full wave 12 rectified output circuit; and 13 14 said push pull converter further comprising a magnetic element operating in a non-saturated 15 region (NSME). 16 17 2. The converter of claim 1, wherein said NSME further 18 comprises a low permeability. 19 20 3. The converter of claim 2, wherein the NSME further 21 comprises a mixture of 85% by weight of iron, 6% by 22 weight of aluminum, and 9% by weight of silicon, thereby 23 providing a wide thermal operating range for the magnetic 24 element. 25 26 4. The converter of claim 1, wherein the low 27 permeability has a range of one to 500.

1

- 2 5. The converter of claim 4, wherein the NSME is an air
- 3 magnetic element.

4

- 5 6. The converter of claim 1, wherein the NSME further
- 6 comprises a B-H curve characteristic ranging from B=1 to
- 7 10,000 gauss and H=1 to 100 oersteds.

8

- 9 7. The converter of claim 1 further comprising a
- 10 frequency modulating circuit to optimize an output signal
- 11 from the NSME.

12

- 13 8. The converter of claim 7, wherein said push pull
- 14 converter further comprises a double ended controller
- 15 having a fixed pulse width.

16

- 17 9. The converter of claim 7, wherein said push pull
- 18 converter further comprises a double ended controller
- 19 having a variable frequency.

20

- 21 10. The converter of claim 7, wherein said push pull
- 22 converter further comprises a double ended controller
- 23 having a duty cycle ranging from 40% to 60% of a fixed
- 24 pulse width.

25

- 26 11. The converter of claim 7, wherein said push pull
- 27 converter further comprises a double ended controller

```
having an optimizing circuit varying a relationship
   between pulse width and frequency.
2
   12. The converter to claim 1, wherein said duty cycle is
   a constant.
5
6
7
   13. The converter of claim 1, wherein said duty cycle is
   a variable.
8
9
   14. The converter of claim 10, wherein the duty cycle is
10
   50.
11
12
   15. The converter of claim 1 further comprising a control
13
   circuit to monitor a bias of the NSME and controls a
14
   frequency and a pulse width for optimizing a NSME
15
16
   efficiency.
17
    16. The converter of claim 1, wherein the NSME is
18
   selected from the group consisting of:
19
          an air magnetic element;
20
          a molypermalloy powder (MPP) magnetic element;
21
          a high flux MPP magnetic element;
22
           a powder magnetic element;
23
           a gapped ferrite magnetic element;
24
          a tape wound magnetic element;
25
          a cut magnetic element;
26
          a laminated magnetic element; and
27
```

1 2	an amorphous magnetic element.
3	17. A converter comprising:
4	a power factor corrected flyback converter having
5	a feedback circuit;
6	a push pull converter having a duty cycle;
7	said power factor corrected flyback converter
8	providing a variable signal to said push pull
9	converter;
10	a full wave rectified output circuit;
11	said push pull converter providing a signal having
12	an operating frequency to said full wave
13	rectified output circuit; and
14	said flyback converter further comprising a
15	magnetic element operating in a non-saturated
16	region (NSME).
17	
18	18. The converter of claim 17, wherein said NSME further
19	comprises a low permeability.
20	
21	19. The converter of claim 18, wherein the NSME further
22	comprises a mixture of 85% by weight of iron, 6% by
23	weight of aluminum, and 9% by weight of silicon, thereby
24	providing a wide thermal operating range for the magnetic
25	element.
26	

- 1 20. The converter of claim 17, wherein the low
- 2 permeability has a range of one to 500.

3

- 4 21. The converter of claim 20, wherein the NSME is an air
- 5 magnetic element.

6

- 7 22. The converter of claim 17, wherein the NSME further
- 8 comprises a B-H curve characteristic ranging from B=1 to
- 9 10,000 gauss and H=1 to **100** oersteds.

10

- 11 23. The converter of claim 17 further comprising a
- 12 frequency modulating circuit to optimize an output signal
- 13 from the NSME.

14

- 15 24. The converter of claim 17, wherein said push pull
- 16 converter further comprises a double ended controller
- 17 having a fixed pulse width.

18

- 19 25. The converter of claim 17, wherein said push pull
- 20 converter further comprises a double ended controller
- 21 having a variable frequency.

22

- 23 26. The converter of claim 17, wherein said push pull
- 24 converter further comprises a double ended controller
- 25 having a duty cycle ranging from 40% to 60% of a fixed
- 26 pulse width.

27

```
27. The converter of claim 17, wherein said push pull
   converter further comprises a double ended controller
2
   having an optimizing circuit varying a relationship
3
   between pulse width and frequency.
5
   28. The converter to claim 17, wherein said duty cycle is
7
   a constant.
9
   29. The converter of claim 17, wherein said duty cycle is
10
   a variable.
11
    30. The converter of claim 17, wherein the duty cycle is
12
   50.
13
14
   31. The converter of claim 17 further comprising a
   control circuit to monitor a bias of the NSME and
16
   controls a frequency and a pulse width for optimizing a
17
18
   NSME efficiency.
19
    32. The converter of claim 17, wherein the NSME is
20
    selected from the group consisting of:
21
22
           an air magnetic element;
           a molypermalloy powder (MPP) magnetic element;
23
           a high flux MPP magnetic element;
24
25
           a powder magnetic element;
           a gapped ferrite magnetic element;
```

a tape wound magnetic element;

26

27

1	a cut magnetic element;
2	a laminated magnetic element; and
3 4	an amorphous magnetic element.
5	33. A converter comprising:
6	a power factor corrected flyback converter having
7	a feedback circuit;
8	a push pull converter having a duty cycle;
9	said power factor corrected flyback converter
10	providing a variable signal to said push pull
11	converter;
12	a full wave rectified output circuit;
13	said push pull converter providing a signal having
14	an operating frequency to said full wave
15	rectified output circuit;
16	said push pull converter further comprising a
17	magnetic element operating in a non-saturated
18	region (NSME); and
19	said flyback converter further comprising a second
20	magnetic element operating in a non-saturated
21 22	region (NSME)
23	34. The converter of claim 33, wherein said NSME
24	further comprises a low permeability.
25	
26	35. The converter of claim 34, wherein the NSME further
27	comprises a mixture of 85% by weight of iron, 6% by

weight of aluminum, and 9% by weight of silicon, thereby

2 providing a wide thermal operating range for the magnetic

3 element.

4

5 36. The converter of claim 33, wherein the low

6 permeability has a range of one to 500.

7

8 37. The converter of claim 34, wherein the NSME is an air

9 magnetic element.

10

11 38. The converter of claim 33, wherein the NSME further

12 comprises a B-H curve characteristic ranging from B=1 to

13 10,000 gauss and H=1 to **100** oersteds.

14

15 39. The converter of claim 33 further comprising a

16 frequency modulating circuit to optimize an output signal

17 from the NSME.

18

19 40. The converter of claim 33, wherein said push pull

20 converter further comprises a double ended controller

21 having a fixed pulse width.

22

23 41. The converter of claim 33, wherein said push pull

24 converter further comprises a double ended controller

25 having a variable frequency.

- 1 42. The converter of claim 33, wherein said push pull
- 2 converter further comprises a double ended controller
- 3 having a duty cycle ranging from 40% to 60% of a fixed
- 4 pulse width.

5

- 6 43. The converter of claim 33, wherein said push pull
- 7 converter further comprises a double ended controller
- 8 having an optimizing circuit varying a relationship
- 9 between pulse width and frequency.

10

- 11 44. The converter to claim 33, wherein said duty cycle is
- 12 a constant.

13

- 14 45. The converter of claim 33, wherein said duty cycle is
- 15 a variable.

16

- 17 46. The converter of claim 33, wherein the duty cycle is
- 18 50.

19

- 20 47. The converter of claim 33 further comprising a
- 21 control circuit to monitor a bias of the NSME and
- 22 controls a frequency and a pulse width for optimizing a
- 23 NSME efficiency.

- 25 48. The converter of claim 33, wherein the NSME is
- 26 selected from the group consisting of:
- 27 an air magnetic element;

1 a molypermalloy powder (MPP) magnetic element; a high flux MPP magnetic element; 2 a powder magnetic element; 3 a gapped ferrite magnetic element; 4 a tape wound magnetic element; 5 6 a cut magnetic element; a laminated magnetic element; and 7 an amorphous magnetic element. 8 9 49. The converter of claim 1 further comprising: 10 11 a voltage regulator having a capacitor, said capacitor having a voltage derived from a 12 pulse width from said flyback converter; 13 said capacitor referenced to a boost voltage 14 across said magnetic element; 15 said capacitor having a reference voltage for a 16 primary of said push pull converter; and 17 said voltage following a load. 18 19 The converter of claim 1 further comprising a 50. 20 power factor control (PFC) circuit, wherein 21 said PFC circuit further comprises: 22 a first FET having a switching mode and a buffer; 23 said buffer comprising a second FET and Darlington 24 25 transistor pair whereby a voltage is slewed to a gate of said first FET on a first cycle and 26

PCT/US00/26348 WO 01/26207

1	a voltage is removed from said first FET gate
2 3	on a second cycle.
4	51. A transformer for use in a converter of a power
5	supply comprising:
6	a core;
7	a primary winding wrapped around the core;
8	at least one secondary winding wrapping around the
9	core; and
10	wherein the core comprises at least one magnetic
11	element operating in a non-saturated region
12 13	(NSME).
14	52. An AC-DC converter comprising:
15	an input for receiving a variable DC voltage;
16	a magnetic element sub-circuit electrically
17	connected to said input;
18	at least one push-pull output switch electrically
19	connected to said magnetic element sub-
20	circuit; and
21	wherein said magnetic element sub-circuit includes
22	at least one magnetic element operating in a
23 24	non-saturated region (NSME).
25	53. A converter comprising:
26	a power factor corrected flyback converter having
27	a feedback circuit;

1	a forward buck converter;
2	said power factor corrected flyback converter
3	providing an output signal to said forward
4	buck converter;
5	a push pull converter having a duty cycle;
6	said forward buck converter providing a regulated
7	voltage to said push pull convertera full wave
8	rectified output circuit;
9	said push pull converter providing a signal having
10	an operating frequency to said full wave
11	rectified output circuit; and
12	wherein each of said flyback converter, said
13	forward buck converter, and said push pull
14	converter include at least one magnetic
15	element operating in a non-saturated region
16 17	(NSME).
18	54. In combination with a switch which generates a high
19	voltage transient (flyback), a flyback management circuit
20	comprising:
21	a power source mode;
22	a rectifier connected to the switch;
23	a first resistor/capacitor network having a
24	resistor connected in parallel with said
25	rectifier and a capacitor connected in series
26	with both said rectifier and said switch;

a second resistor/capacitor network connected 1 between the switch and an output mode; and 2 wherein said flyback management circuit returns 3 said high voltage transient to both the output 4 and source modes. 5 6 7 55. In combination with a switch, a power source, an output mode, and an inductive energy storage element, a 8 high voltage protection circuit for the switch, said high 9 voltage protection circuit comprising: 10 a flyback rectifier diode; 11 a high speed rectifier in parallel with a 12 capacitor sub-circuit; 13 said sub-circuit connected in parallel with said 14 flyback rectifier diode; and 15 wherein a closed switch high voltage spike is 16 diverted first through the sub-circuit, and 17 then through the flyback rectifier diode. 18 19 56. A transient protection network comprising: 20 a power input; 21 an output; 22 a first and a second input node, at least one of 23 which having a series magnetic element 24 operating in a non-saturated region (NSME); 25 a shunt capacitor(s) connected in parallel to a 26 27 ground;

a shunt spark gap connected in parallel with said 1 shunt capacitor(s); 2 a rectifier(s) connected in a bridge topology in 3 parallel with said shunt spark gap; 4 5 a capacitor connected in parallel with said output; and 6 a capacitor connected between an output negative 7 8 and the ground. 9 57. The network of claim 56, wherein the NSME further 10 11 comprises a low permeability having a range of 1 to 550 12 u. 13 58. The network of claim 57, wherein the NSME further 14 comprises a substantially vertical B-H curve 15 characteristics. 16 17 59. An improvement to a switch drive gate buffer having 18 19 an amplifier function, said buffer comprising a high speed N-channel FET, a DC power source to a drain 20 terminal of said FET, an input signal to a gate of the 21 FET, the improvement comprising: 22 said input signal connected to a base of a high 23 speed PNP transistor which in turn is 24 connected between a FET source and the ground; 25 26 said PNP transistor having a base connected to a gate of the FET; 27

1	a capacitor connected between a base of the PNP
2	transistor and a collector of said PNP
3	ransistor; and
4	wherein an emitter of the PNP transistor is
5 6	connected to the source of the FET.
7	60. The improvement of claim 59 further comprising a
8	resistor connected between the source of the FET and the
9	switch gate.
10	
11	61. The improvement of claim 59 further comprising a
12	shunt resistor connecting the source of the FET to the
13	ground.
14	
15	62. The improvement of claim 59 further comprising a
16	temperature activated switch connected in series with the
17	DC power source.
18	
19	63. A distributed magnetic circuit comprising:
20	at least two magnetic elements operating in a non-
21	saturated region (NSME); and
22 23	wherein said elements are connected in series.
24	64. A distributed magnetic circuit comprising:
25	at least two magnetic elements operating in a non-
26	saturated region (NSME); and
27	wherein said elements are connected in parallel.

1	
2	65. A converter feedback circuit comprising:
3	a positive and a negative input terminal each
4	connected to an output of the converter;
5	circuit output terminals connected to a converter
6	control circuit;
7	said positive input terminal connected in series
8	to a regulating diode and in series to a
9	resistor and further connected to a base of a
10	transistor;
11	said negative input terminal connected to an
12	emitter of the transistor and connected to a
13	parallel resistor/capacitor sub-circuit which
14	in turn is connected to the base of the
15	transistor;
16	said transistor having a collector connected to a
17	cathode of an optical isolator;
18	said optical isolator having an anode connected to
19	a series resistor to said positive input
20	terminal and having an output connected to the
21 22	circuit output terminals.
23	66. An over voltage protection sub-circuit comprising:
24	a positive and a negative input terminal each
25	connected to an output of a converter;
26	at least one zener diode connected to the positive
27	<pre>input terminal;</pre>

PCT/US00/26348 WO 01/26207 154

1	said zener diode having an anode connected to a
2	gate of a first silicon controlled rectifier
3	(SCR) and further connector to a parallel
4	resistor/capacitor sub-circuit connected to
5	the negative input terminal;
6	said first SCR having an anode connected in series
7	with a resistor to the positive input;
8	said negative input terminal having a connection
9	to a second resistor/capacitor sub-circuit;
10	said second resistor/capacitor sub-circuit having
11	a parallel connection to a gate of a second
12	SCR and a cathode of the second SCR;
13	wherein said gate of the second SCR is connected
14	to a cathode of the first SCR;
15	the cathode of the second SCR has a connection to
16	a negative output terminal; and
17	the anode of the second SCR has a connection to a
18	positive output terminal.
19	
20	67. A converter comprising:
21	a power factor corrected resonant mode controller;
22	a resonant mode converter having a feedback
23	circuit;
24	a switch drive gate buffer;
25	a full wave rectified output circuit;
	·

1	said power factor controller providing a variable
2	frequency signal to the resonant mode
3	converter; and
4	said resonant mode converter further comprising:
5	a magnetic element operating in a non-saturated
6	region (NSME);
7	a positive and a negative input terminal each
8	connected to a power source;
9	said positive input terminal connected to a
10	collector of a NPN transistor;
11	said positive input terminal further connected to
12	a resonant capacitor and to a resistor and
13	further connected to a collector of an optical
14	isolator;
15	emitter of said optical isolator connected to a
16	base of the NPN transistor;
17	a resonant capacitor connected to a first terminal
18	of said NSME;
19	an emitter of the NPN transistor connected to a
20	drain of a N-channel FET and second terminal
21	of said NSME; and
22	said negative input terminal connected to a source
23	of the N-channel FET and to a return node of a
24 25	switch buffer.
26	68. The converter of claim 67, wherein said NSME further
27	comprises a low permeability.

1

- 2 69. The converter of claim 67, wherein the NSME further
- 3 comprises a mixture of 85% by weight of iron, 6% by
- 4 weight of aluminum, and 9% by weight of silicon, thereby
- 5 providing a wide thermal operating range for the NSME.

6

- 7 70. The converter of claim 68, wherein the low
- 8 permeability has a range of one to 550 u.

9

- 10 71. The converter of claim 67, wherein the NSME is an air
- 11 magnetic element.

12

- 13 72. The converter of claim 67, wherein the NSME further
- 14 comprises a B-H curve characteristic ranging from B=1 to
- 15 10,000 gauss and H=1 to 100 oersteds.

16

- 17 73. The converter of claim 67 further comprising a
- 18 frequency modulating circuit to regulate an output signal
- 19 from the NSME.

20

- 21 74. The converter of claim 67, wherein said resonant mode
- 22 converter is driven by the power factor connected
- 23 resonant mode controller via a variable frequency
- 24 controller.

- 26 75. The converter of claim 67, wherein said NSME
- 27 further comprises a distributed magnetic element.

1 2 76. The converter of claim 67, wherein the NSME is selected from the group consisting of: 3 an air magnetic element; 4 5 a molypermalloy powder (MPP) magnetic element; a high flux MPP magnetic element; 6 7 a powder magnetic element; a gapped ferrite magnetic element; 8 9 a tape wound magnetic element; 10 a cut magnetic element; a laminated magnetic element; and 11 an amorphous magnetic element. 12 13 77. A resonant converter comprising: 14 a power factor corrected resonant mode controller; 15 16 a resonant mode converter having a feedback circuit; 17 a full wave rectified output circuit; 18 19 said power factor corrected resonant mode controller providing a variable frequency 20 signal to the resonant mode converter; 21 said resonant mode converter further comprising: 22 a magnetic element operating in a non-saturated 23 region (NSME); 24 a positive and a negative input terminal each 25 26 connected to a power source;

said positive input terminal connected to a 1 collector of a NPN transistor; 2 said NPN transistor having an emitter connected to 3 an emitter of a PNP transistor and to a first terminal of said NSME; 5 6 said negative input terminal connected to a 7 resonant capacitor and to a collector of said PNP transistor; 9 said base of said PNP transistor connected to a base of the NPN transistor and to an output of 10 said power factor corrected resonant mode 11 controller; and 12 said resonant capacitor further connected to a 13 second terminal of said NSME. 14 15 The converter of claim 77, wherein said NSME 16 78. further comprises a low permeability. 17 18 19 79. The converter of claim 77, wherein the NSME further comprises a mixture of 85% by weight of iron, 6% by 20 weight of aluminum, and 9% by weight of silicon, thereby 21 providing a wide thermal operating range for the magnetic 22 element. 23 24 25 80. The converter of claim 78, wherein the low permeability has a range of one to 550. 26

```
1 81. The converter of claim 77, wherein the NSME is an air
2 magnetic element.
```

: ...a.j... }

- 4 82. The converter of claim 77, wherein the NSME further
- 5 comprises a B-H curve characteristic ranging from B=1 to
- 6 10,000 gauss and H=1 to 100 oersteds.

7

- 8 83. The converter of claim 77 further comprising a
- 9 frequency modulating circuit to regulate an output signal
- 10 from the NSME.

11

- 12 84. The converter of claim 77, wherein said resonant mode
- 13 converter is driven by the power factor corrected
- 14 resonant mode controller via a variable frequency
- 15 controller.

16

- 17 85. The converter of claim 77, wherein said NSME
- 18 further comprises a distributed magnetic element.

- 20 86. The converter of claim 77, wherein the NSME is
- 21 selected from the group consisting of:
- 22 an air magnetic element;
- a molypermalloy powder (MPP) magnetic element;
- 24 a high flux MPP magnetic element;
- 25 a powder magnetic element;
- 26 a gapped ferrite magnetic element;
- 27 a tape wound magnetic element;

a cut magnetic element; 1 a laminated magnetic element; and 2 an amorphous magnetic element. 3 4 87. A resonant sub-circuit comprising: 5 a capacitor having a connection to a magnetic 6 7 element thereby forming a resonate relationship there 8 9 between: wherein said magnetic element further comprises a 10 magnetic element operating in a non saturating 11 region thereof (NSME). 12 13 The sub-circuit of claim 87, further connected to a 14 15 filter circuit, thereby giving the filter circuit a lower 16 mass, complexity and cost for a given filtering characteristic. 17 18 89. The converter of claim 88, wherein said NSME further 19 comprises a low permeability. 20 21 The converter of claim 89, wherein the NSME further 22 comprises a mixture of 85% by weight of iron, 6% by 23 weight of aluminum, and 9% by weight of silicon, thereby 24 providing a wide thermal operating range for the magnetic 25 element. 26 27

The converter of claim 89, wherein the low 2 permeability has a range of one to 500. 3 The converter of claim 89, wherein the NSME is an 5 air magnetic element. The converter of claim 89, wherein the NSME further 7 93. comprises a B-H curve characteristic ranging from B=1 to 10,000 gauss and H=1 to 400 oersteds. 9 10 The sub-circuit of claim 88, wherein the connection 11 12 is a parallel connection. 13. The sub-circuit of claim 88, wherein the connection 14 15 is a series connection. 16 96. In a power conversion circuit having an energized 17 magnetic element, the improvement comprising: 18 said magnetic element operating in a non 19 saturating region thereof (NSME); 20 21 said magnetic element having a natural frequency; 22 and said energizing power approximately matched to 23 said natural frequency thereby providing a 24 higher power density, an improved thermal 25 stability, and an increased conversion 26

efficiency.

1 97. The converter of claim 96, wherein said NSME further 2 comprises a low permeability. 3 4 98. The converter of claim 97, wherein the NSME further 5 comprises a mixture of 85% by weight of iron, 6% by weight of aluminum, and 9% by weight of silicon, thereby 7 providing a wide thermal operating range for the magnetic 9 element. 10 98. The converter of claim 97, wherein the low 11 permeability has a range of one to 500. 12 13 99. The converter for claim 97, wherein the NSME is an 14 15 air magnetic element. 16 100. The converter of claim 97, wherein the NSME further 17 comprises a B-H curve characteristic ranging from B=1 to 18 10,000 gauss and H=1 to 400 oersteds. 19 20 101. A transient protection circuit comprising: 21 a rectifier sub-circuit; 22 a parallel capacitor/resistor circuit having a 23 path to a ground; 24 wherein a normal line voltage results in a passive 25


mode, cap; and


1	wherein a glight excess of line weltage regults in
1	wherein a slight excess of line voltage results in
2	a flow of current to the capacitor through a
3	low impedance mode in the rectifier.
5	102. A method to prevent an excessive inrush current to a
6	capacitor on a DC output of a power converter, the method
7	comprising:
8	providing a series resistor to an output
9	capacitor;
10	providing a switch across the series resistor;
11	generating a control signal upon an activation of
12	the power converter, thereby closing said
13	switch and shunting said series resistor to
14	ground; and thereby creating a controlled
15 16	charging of said output capacitor.
17	103. In a parallel multiple power supply topology for a
18	load sharing and redundancy and hot swap power source, an
19	apparatus for maintaining an approximately equal load
20	level among N power supply units, said apparatus
21	comprising:
22	for each $(N_1,\ N_2,\ N_x)$ power supply unit, a portion
23	of the output voltage is fed to a comparison
24	circuit having a comparator for comparing the
25	portion of the output voltage to a reference
26	voltage;


PCT/US00/26348


1	an output signal current load measuring circuit
2	for each power supply unit;
3	an output from the measuring circuit forming a
4	summed signal with the portion of the output
5	voltage; and
6	thereby providing a near equal power sharing among
7 8	the N power supply units.
9	104. In a parallel multiple power supply topology for a
10	load sharing and redundancy and hot swap power source, an
11	apparatus for maintaining an approximately equal load
12	level among N power supply units, said apparatus
13	comprising:
14	for each $(N_1,\ N_2,\ N_x)$ power supply unit, a portion
15	of the output voltage is fed to a comparison
16	circuit having a comparator for comparing the
17	portion of the output voltage to a reference
18	voltage;
19	an output signal current load measuring circuit
20	for each power supply unit;
21	an output from the measuring circuit forming a
22	bias current to the reference voltage;
23	thereby providing a near equal power sharing among
24 25	the N power supply units.
26	105. In a brown out and high temperature circuit startup
7	environment an apparatus to speed up a start up of a


1	power supply control circuit in a power converter, said
2	apparatus comprising:
3	a rectified voltage source having a same ground
4	potential as a ground potential for said
5	control circuit, and independent of said
6	control circuit, functioning to initially
7	start up the power supply control circuit;
8	a switch connecting a portion of the rectified
9	voltage source to the power supply control
10	circuit;
11	a detector circuit for determining an operational
12	mode of the power converter functioning to
13	shut off said switch;
14	thereby providing a fast start circuit with little
15	energy dissipation under normal operating
16	conditions.












































CORE LOSS vs. FLUX DENSITY









WO 01/26207

LFNX DENZILA (KIFD@∀NZZ)




MAGNETIZING FORCE (DERSTEDS)


FIG. 15





CORE LOSS DENSITY CURVES, KOOL Mu





LABICAL LOSS DENSITY (MW/CM $_3$ )


















PCT/US00/26348



WO 01/26207 PCT/US00/26348









FIG.20A




























F IG Z6A


























## Oscillograph





FIG. 34



SUB-CIRCUIT REG

18V

18V

3

18V


C514

C515


C518

REGO


F T G, 36





























































FIG. 45A



FIG,46






FIG. 46B

