

US009437729B2

(12) United States Patent

(10) Patent No.: US 9,437,729 B2

(45) **Date of Patent:**

Sep. 6, 2016

(54) HIGH-DENSITY POWER MOSFET WITH PLANARIZED METALIZATION

- (75) Inventor: Jian Li, Palo Alto, CA (US)
- (73) Assignee: Vishay-Siliconix, Santa Clara, CA (US)
- (*) Notice: Subject to any disclaimer, the term of this

patent is extended or adjusted under 35

U.S.C. 154(b) by 641 days.

- (21) Appl. No.: 11/651,258
- (22) Filed: Jan. 8, 2007

(65) Prior Publication Data

US 2008/0164515 A1 Jul. 10, 2008

- (51) Int. Cl.

 H01L 21/3205 (2006.01)

 H01L 29/78 (2006.01)

 H01L 29/417 (2006.01)

 H01L 21/306 (2006.01)

 H01L 29/45 (2006.01)
- (52) U.S. Cl.

CPC *H01L 29/7813* (2013.01); *H01L 29/41741* (2013.01); *H01L 29/7806* (2013.01); *H01L 21/30625* (2013.01); *H01L 29/456* (2013.01); *H01L 2224/05624* (2013.01); *H01L 2924/12032* (2013.01); *H01L 2924/13091* (2013.01)

(58) Field of Classification Search

(56) References Cited

U.S. PATENT DOCUMENTS

3,906,540 A	9/1975	Hollins
4,641,174 A	2/1987	Baliga
4,672,407 A	6/1987	Nakagawa et al.
4.782.372 A	11/1988	Nakagawa et al.

1/1989	Baliga
4/1989	Mihara
5/1989	Baliga
8/1989	Kinugawa
5/1990	Nakagawa et al.
7/1990	Pao et al.
10/1990	Baliga et al.
11/1990	Baliga et al.
6/1991	Morris
10/1991	Williams et al.
12/1991	Bulucea et al.
5/1992	Korman et al.
12/1992	Yilmaz
3/1993	Nishimura
(Con	tinued)
	4/1989 5/1989 8/1989 5/1990 7/1990 10/1990 11/1990 6/1991 10/1991 12/1991 5/1992 12/1992 3/1993

FOREIGN PATENT DOCUMENTS

CN	101180737	5/2008
DE	4 208 695 A1	9/1992

(Continued)

OTHER PUBLICATIONS

Masakatsu Hoshi et al., "A DMOSFET Having a Cell Array Field Ring for Improving Avalanche Capability", May 18, 1993, IEEE, Proceedings of the 5th International Symposium on Power Semi-conductor Devices and ICs (ISPSD), Monterey, California, May 18-20, 1993, pp. 141-145, XP000380145.


(Continued)

Primary Examiner — Marvin Payen

(57) ABSTRACT

A method for producing a power MOSFET. The method includes fabricating a plurality of layers of a power MOSFET to produce an upper surface active area and performing a chemical mechanical polishing process on the active area to produce a substantially planar surface. A metalization deposition process is then performed on the substantially planar surface and the fabrication of the power MOSFET is subsequently completed.

15 Claims, 7 Drawing Sheets



US 9,437,729 B2

Page 2

(56)			Defense	and Citad	8.0	80,459	D2	12/2011	Vu	
(56)			Keieren	ces Cited		026006			Noble et al.	
		U.S. I	PATENT	DOCUMENTS		026989		10/2001	Thapar	
	5 221 050		C/1002	C. 1		036319 038887		3/2002 4/2002	Ninomiya et al.	
	5,221,850 5,233,215		6/1993 8/1993	Sakurai Baliga		074585			Tsang et al.	
	5,245,106			Cameron et al.		123196		9/2002	Chang et al.	
	5,366,914	A		Takahashi et al.		130359			Okumura et al. Darwish et al.	
	5,378,655			Hutchings et al.		030092 201483		10/2003		
	5,387,528 5,430,315			Hutchings et al. Rumennik		016959			Yamaguchi et al.	
	5,525,821			Harada et al.		021174			Kobayashi	
	5,527,720			Goodyear et al.		155287 161886			Omura et al. Forbes et al.	
	5,567,634 5,578,508			Hebert et al. Baba et al.		173844			Williams et al 257/	/329
	5,602,424			Tsubouchi et al.		001268		1/2005	e e	
	5,621,234		4/1997			026369			Noble et al 257/	/220
	5,648,283 5,689,128		7/1997 11/199 7	Tsang et al.		079678			Verma et al.	330
	5,696,396			Tokura et al.		167695		8/2005	Yilmaz	
	5,770,878	A	6/1998	Beasom		184336			Takahaski	
	5,808,340			Wollesen et al.		266642 014349			Kubo et al. Williams et al.	
	5,814,858 5,877,538			Williams Williams		108635			Bhalla et al.	
	5,965,904			Ohtani et al.		113577		6/2006		
	5,998,836			Williams		113588 226494		6/2006 10/2006		
	5,998,837 6,049,108			Williams Williams et al.		267090		11/2006	Sapp et al.	
	6,096,584			Ellis-Monaghan et al.	2006/02	273383	A1	12/2006	Hshieh	
	6,140,678	A	10/2000	Grabowski et al.		285368		12/2006	Schlecht 363/2	1.06
	6,153,896			Omura et al.		007589		1/2007	Nakagawa Shiraishi	
	6,168,996 6,172,398		1/2001	Numazawa et al. Hshieh		023828			Kawamura et al.	
	6,180,966	B1		Kohno et al.		138546			Kawamura et al.	
	6,204,533			Williams et al.		155104 249142			Marchant et al. Hisanaga	
	6,211,018 6,238,981		4/2001 5/2001	Nam et al.		099344			Basol et al.	
	6,245,615			Noble et al.		135931		6/2008	Challa et al.	
	6,268,242	B1	7/2001	Williams et al.		164515		7/2008		
	6,277,695			Williams et al.		173969 185640			Hebert et al. Nakagawa	
	6,285,060 6,348,712			Korec et al.		246081		10/2008		
	6,351,009			Kocon et al.		140327			Hirao et al.	
	6,359,308			Hijzen et al.		159963 166740			Yamaguchi et al. Bhalla et al.	
	6,391,721 6,413,822			Nakagawa Williams et al.		055892		3/2010		
	6,483,171	B1		Forbes et al.		059797			Ngai et al.	
	6,489,204	В1	12/2002			181606 049614			Takaishi Gao et al.	
	6,495,883			Shibata et al.		053326			Gao et al.	
	6,498,071 6,580,123		6/2003	Hijzen et al. Thapar		089486			Xu et al.	
	6,580,154	B2	6/2003	Noble et al.		187474			Rexer et al.	
	6,642,109			Lee et al.		313161 326229			Grivna et al. Poelzl et al.	
	6,661,054 6,700,158			Nakamura Cao et al.		206165			Li et al.	
	6,710,403		3/2004	Sapp					22 17 13	
	6,717,210			Takano et al.		FO	REIG	N PATE	NT DOCUMENTS	
	6,756,274 6,764,889		6/2004 7/2004	Williams et al.	B.E.	400			0 (0.00 5	
	6,770,539			Sumida	DE DE		004036 005003		3/2005 4/2008	
	6,825,105	B2	11/2004	Grover et al.	EP	1120		642 A1	3/1985	
	6,861,701 6,903,393			Williams et al. Ohmi et al.	EP		0354		2/1990	
	6,919,610			Saitoh et al.	EP			700 A1	7/1991	
	6,927,455	B2	8/2005	Narazaki	EP EP			022 A2 028 A1	2/1994 2/1994	
	6,960,821			Noble et al.	EP		0620		10/1994	
	6,987,305 7,224,022			He et al. Tokano et al.	EP		0628		12/1994	
	7,361,952		4/2008	Miura et al.	EP EP			030 A2 759 A2	12/1996 9/2000	
	7,375,029		5/2008		EP		1186		3/2002	
	7,397,083 7,449,354			Amali et al. Marchant et al.	EP		1351	313	10/2003	
	7,449,334			Kubo et al.	EP		1376		1/2004	
	7,541,642	B2	6/2009	Kawamura et al.	EP GB		1403 2 269	914 050 A	3/2004 1/1994	
	7,544,568			Matsuura et al.	JP		62-298	152	12/1987	
	7,663,195			Ohmi et al.	JР		03-173		7/1991	
	RE41,509 7,910,486			Kinzer et al. Yilmaz et al.	JP JP		05-315 06-350		11/1993 12/1994	
	7,964,913			Darwish	JP		00 - 330 09 - 129		5/1997	

US 9,437,729 B2

Page 3

(56)		nces Cited	JP JP	2009-004411 2009-043966	1/2009 2/2009					
	FOREIGN PATE	ENT DOCUMENTS	JP	2009-522807	6/2009					
			TW	490853 B	6/2002					
JР	H10-032331	5/1997	TW	I302028 B	10/2008					
JP	H09-260645	10/1997	WO	0065646	11/2000					
JP	H10-214809	8/1998	WO	0141206	6/2001					
JP	2000-091344	3/2000	WO	0199177	12/2001					
JP	2000-332246	11/2000	WO	03010812	2/2003					
JP	2002-016080	1/2002	WO	2004105116	12/2004					
JP	2002-110978	4/2002	WO	2006025035	3/2006					
JP	2002-134705	5/2002	WO	2006058210	6/2006					
JP	2002-222950	8/2002	WO	2006126998	11/2006					
JP	2002-246596	8/2002	WO	2007002857	1/2007					
JP	2002-368221	12/2002	WO	2008156071 A	1 12/2008					
JP	2002-373988	12/2002		OTHER D	UBLICATIONS					
JP	2003030396	1/2003		OTHERT	OBLICATIONS					
JР	2003-515954	5/2003	"Effects o	n Salactina Channel	Direction in Improving P	erformance				
JР	2003-324196	11/2003		"Effects on Selecting Channel Direction in Improving Performance						
JP	2004-134793	4/2004		of Sub-100 nm MOSFETs Fabricated on (110) Surface Si Substrate"						
JР	2004-522319	7/2004	-	* *	Physics, Part 1, vol. 13, N	o. 4B, Apr.				
JP	2005-142240	6/2005	2004 pp.	1723-1728 (Nakamı	ra et al), XP00122768.					
JP	2005-524970	8/2005	Hattori, e	t al. Design of a 20	00V Super Junction MOS	SFET With				
JP	2005-268679	9/2005	N-Buffer Regions and Its Fabrication by Trench Filling; Proceed-							
JP	2006-339558	12/2006	ings of 2004 International Symposium on Power Semiconductor							
JР	2007027561	2/2007		t ICS, Kitakyusus;						
JР	2007-189192	7/2007		,,						
JP	2008-042056	2/2008	* cited b	y examiner						




FIG. 1

200




FIG. 2




FIG. 3

Sep. 6, 2016

<u>400</u>




FIG. 4




FIG. 5

Sep. 6, 2016

<u>400</u>




FIG. 6

Sep. 6, 2016




FIG. 7

HIGH-DENSITY POWER MOSFET WITH PLANARIZED METALIZATION

TECHNICAL FIELD

The present invention relates to high-density power MOS-FET semiconductor devices.

BACKGROUND ART

Power MOSFETs (metal-oxide-semiconductor field-effect transistors) comprise one of the most useful field effect transistors implemented in both analog and digital circuit applications.

In general, a trench-based power MOSFET is built using 15 a vertical structure as opposed to a planar structure. The vertical structure enables the transistor to sustain both high blocking voltage and high current. Similarly, with a vertical structure, the component area is roughly proportional to the current it can sustain, and the component thickness is 20 proportional to the breakdown voltage.

The geometry of the features of the power MOSFET components are commonly defined photographically through photolithography. The photolithography process is used to define component regions and build up components one layer on top of another. Complex devices can often have many different built up layers, each layer having components, each layer having differing interconnections, and each layer stacked on top of the previous layer. The resulting topography of these complex devices often resemble familiar terrestrial "mountain ranges", with many "hills" and "valleys" as the device components are built up on the underlying surface of the silicon wafer.

There exists a problem, however, in the fact that prior art power MOSFET components have active areas with a considerable amount of topography. The active areas of the prior art power MOSFET devices have many hills and valleys from the layered components built up on the underlying silicon. To enable component interconnects, this topography is covered by a thick metalization layer that is optimized to fill in the valleys and cover the peaks. This metalization layer is typically more than several microns thick (e.g., in common high-density power MOSFET devices).

The thick metalization layer leads to number problems. One problem is the fact that even though the metalization 45 layer is designed to fill in the valleys, there can exist voids where the valleys are too narrow to allow effective filling. Such voids become prime areas for the introduction of flaws into the completed power MOSFET device. Another problem is the fact that the deposition of such a thick metalization layer is a very expensive step in the fabrication process. Accordingly, what is needed is a power MOSFET fabrication process that avoids the thick metalization layer problems on planarized topography services.

DISCLOSURE OF THE INVENTION

Embodiments of the present invention provide a method and system for high density power MOSFETs that avoid the thick metalization layer problems of the prior art. Embodiments of the present invention eliminate the occurrence of voids in completed devices due to high aspect ratio gaps in their active area surfaces.

In one embodiment, the present invention is implemented as a method for producing a high density power MOSFET. 65 The method includes fabricating a plurality of layers of a power MOSFET to produce an upper surface active area and

2

performing a CMP (chemical mechanical polishing) process on the active area to produce a substantially planar surface. A metalization deposition process is then performed on the substantially planar surface and the fabrication of the power MOSFET is subsequently completed. In one embodiment, a metal layer deposited by the metalization deposition process is less than 4 microns thick. The CMP process thus eliminates problems posed by, for example, high aspect ratio surfaces characteristic in the fabrication of high density power MOSFET devices.

In one embodiment, a CMP process is used to achieve planarized topography on a power MOSFET device having both small geometry (e.g., such as source contacts) and large geometry (e.g., such as gate contacts) simultaneously. This aspect can also apply to power MOSFETs with integrated Schottky devices.

BRIEF DESCRIPTION OF THE DRAWINGS

The accompanying drawings, which are incorporated in and form a part of this specification, illustrate embodiments of the invention and, together with the description, serve to explain the principles of the invention:

FIG. 1 shows a schematic cross-section view of a conventional power MOSFET having a comparatively thick metalization layer.

FIG. 2 shows a schematic cross-section view of a high density power MOSFET having a comparatively thick metalization layer 201.

FIG. 3 shows a diagram illustrating the aspect ratio of the high density power MOSFET.

FIG. 4 shows a diagram depicting a high density power MOSFET in accordance with one embodiment of the present invention prior to a planarization process being performed on the upper active area surface.

FIG. $\hat{\mathbf{5}}$ shows a diagram depicting a high density power MOSFET in accordance with one embodiment of the present invention subsequent to a planarization process being performed on the upper active area surface.

FIG. 6 shows a diagram depicting a high density power MOSFET in accordance with one embodiment of the present invention subsequent to a thin metalization deposition process being performed on the planarized upper active area surface.

FIG. 7 shows a diagram depicting a high-density power MOSFET with an integrated Schottky device in accordance with one embodiment of the present invention.

DETAILED DESCRIPTION OF THE EMBODIMENTS

Reference will now be made in detail to the preferred embodiments of the present invention, examples of which are illustrated in the accompanying drawings. While the 55 invention will be described in conjunction with the preferred embodiments, it will be understood that they are not intended to limit the invention to these embodiments. On the contrary, the invention is intended to cover alternatives, modifications and equivalents, which may be included within the spirit and scope of the invention as defined by the appended claims. Furthermore, in the following detailed description of embodiments of the present invention, numerous specific details are set forth in order to provide a thorough understanding of the present invention. However, it will be recognized by one of ordinary skill in the art that the present invention may be practiced without these specific details. In other instances, well-known methods, procedures,

components, and circuits have not been described in detail as not to unnecessarily obscure aspects of the embodiments of the present invention.

Embodiments of the present invention are directed towards a high density power MOSFET having a substantially planarized upper surface active area with a thin metalization layer. Embodiments of the present invention are further directed towards methods for fabricating the high density power MOSFETs. In one embodiment, the method includes fabricating a plurality of layers of a power MOS-FET to produce an upper surface active area and performing a CMP (chemical mechanical polishing) process on the active area to produce a substantially planar surface. A metalization deposition process is then performed on the flat 15 substantially planar surface and the fabrication of the power MOSFET is subsequently completed. In one embodiment, a metal layer deposited by the metalization deposition process is less than 4 microns thick. Embodiments of the present invention and their benefits are further described below.

FIG. 1 shows a schematic cross-section view of a conventional power MOSFET 100 having a comparatively thick aluminum metalization layer 101. As depicted in FIG. 1, the cross-section view of the power MOSFET 100 shows a plurality of gate contacts (e.g., contact 102) between a 25 respective plurality of source drain regions (e.g., 103-104) and the n-type and p-type doping of the intrinsic silicon. Each source drain region (e.g., 103-104) is surrounded by an oxide layer (e.g., SiO₂) as shown by the exemplary oxide layer 110. An n+ region (region 109) is on either side of each of the source drain regions. The well regions N-108 and N+ 107 are shown. The FIG. 1 embodiment shows the metalization layer 101 being comparatively thick, in this case, having a thickness 105 of approximately 5 µm. The thick metalization layer 101 is deposited to effectively cover and fill the topography of the underlying active area surface. The metalization layer 101 is intended to fill the regions between the depicted oxide deposits and make an effective adhesion with the gate contacts (e.g., contact 102). The metalization 40 layer 101 has an un-even surface due to the fact of its thickness. The metalization deposition for the 5 µm thick metalization layer 101 adds a significant expense to the fabrication process of the power MOSFET 100. For example, wafers would need to spend a significant amount 45 of time within, for example, a vapor metalization deposition machine, forming a metalization layer of the required thickness. The increased time spent within the deposition machine reduces the machine's overall throughput, and the overall throughput of the fabrication process, thereby 50 increasing the unit cost of the MOSFET devices.

FIG. 2 shows a schematic cross-section view of a high density power MOSFET 200 having a comparatively thick metalization layer 201. In a manner similar to the FIG. 1 diagram, FIG. 2 shows a schematic cross-section view of the 55 high density power MOSFET 200, showing a plurality of gate contacts (e.g., contact 202) between a respective plurality of source drain regions (e.g., 203-204) and the n-type and p-type doping of the intrinsic silicon. As with FIG. 1, the FIG. 2 embodiment shows the metalization layer 201 being 60 comparatively thick, in this case, approximately 5 µm. The thick metalization layer 201 is deposited to effectively cover and fill the topography of the underlying active area surface, however the metalization layer 201 has the added challenge of having to fill high aspect ratio valleys between the shown 65 oxide deposits. Since the power MOSFET 200 is a high density power MOSFET, the width of the gaps between the

4

source-drain oxide deposits is smaller across the area of the die in comparison to lower density power MOSFETs (e.g., MOSFET 100 of FIG. 1).

The metalization layer 201 has the more challenging task in that it needs to fill the high aspect ratio regions between the depicted oxide deposits while still making an effective adhesion with the gate contacts (e.g., contact 202). The high aspect ratio regions present an additional difficulty to the metalization deposition process.

FIG. 3 shows a diagram illustrating the aspect ratio of the high density power MOSFET 200. The aspect ratio refers to the ratio between the width of a gap (e.g., width 301) and the depth of the gap (e.g., the depth of 302). Generally, an aspect ratio is higher for narrow gaps that are relatively deep as opposed to wide gaps that are relatively shallow. For a high density power MOSFET 200, ensuring effective filling of the high ratio gaps and therefore ensuring effective contact with the source contacts (e.g., contact 202) becomes more prob-20 lematic, and thus often requires an even thicker metalization deposition layer 201. Even with the additional thickness in the metalization layer 201, the high aspect ratio gaps can lead to voids and similar types of non-filling defects. Such voids can lead to outgassing and similar types of faults in the completed high density power MOSFET 200. Thus, the metalization layer 201 can be even more expensive than the metalization layer 101 shown in FIG. 1.

FIG. 4 shows a diagram depicting a high density power MOSFET 400 in accordance with one embodiment of the present invention prior to a planarization process being performed on the upper active area surface. As depicted in FIG. 4, the cross-section view of the power MOSFET 400 shows a plurality of gate contacts (e.g., contact 402) between a respective plurality of source drain regions (e.g., 403-404) and the n-type and p-type doping of the intrinsic silicon. In the MOSFET 400 embodiment of FIG. 4, the gate contacts are tungsten gate contacts.

FIG. 5 shows a diagram depicting a high density power MOSFET 400 in accordance with one embodiment of the present invention subsequent to a planarization process being performed on the upper active area surface. As depicted in FIG. 5, the cross-section view of the power MOSFET 400 shows the upper surface active area of 501 after it has been planarized. As depicted in FIG. 5, the Oxide deposits and the tungsten contacts have been polished until they are coplanar. The flat upper surface active area effectively removes any gaps, regardless of their aspect ratio, that must be filled by a subsequent metalization deposition. This makes the subsequent metalization deposition much more efficient.

In one embodiment, the planarization process used on the upper surface active area **501** is a tungsten optimized CMP process. Such a tungsten optimized CMP process is configured to ensure effective polishing of active areas having both Oxide sub-areas and tungsten sub-areas.

FIG. 6 shows a diagram depicting a high density power MOSFET 400 in accordance with one embodiment of the present invention subsequent to a thin metalization deposition process being performed on the planarized upper active area surface. As depicted in FIG. 6, the cross-section view of the power MOSFET 400 shows the upper surface active area covered by a thin aluminum metalization layer 602. The metalization layer 602 is also shown with the contacts 603 and 604. The flat upper surface active area is free of any topography, and thus can be effectively and efficiently filled by a thin metalization deposition. The thin metalization deposition can have a thickness 601 of less than 5 μm. For

example, in one embodiment, the thickness 601 is 4 μm . Similarly, in one embodiment, the thickness 601 is 3 μm or less

The thin metalization deposition for the high-density power MOSFET **400** of the present embodiment is less 5 expensive and consumes less fabrication time than a conventional thicker metalization deposition process. The thin metalization deposition process is also more effective than the conventional thicker metalization deposition since the CMP process removes topography from the upper active 10 area surface, thereby eliminating a significant source of fabrication defects. The CMP process thus prevents the occurrence of problems posed by, for example, high aspect ratio surfaces characteristic in the fabrication of high density power MOSFET devices.

FIG. 7 shows a high density power MOSFET with an integrated Schottky device 700 in accordance with one embodiment of the present invention. As depicted in FIG. 7, the device 700 includes its high-density power MOSFET region 701 and its Schottky device 702. In this example this 20 is shown with a comparatively longer 705 region in comparison to the gate regions for the high density power MOSFET.

Additionally, it should be noted that although exemplary N channel devices have been depicted in FIGS. 1 through 7, 25 embodiments of the present invention can be readily implemented using P channel devices instead. Such implementations are within the scope of the present invention.

The foregoing descriptions of specific embodiments of the present invention have been presented for purposes of 30 illustration and description. They are not intended to be exhaustive or to limit the invention to the precise forms disclosed, and obviously many modifications and variations are possible in light of the above teaching. The embodiments were chosen and described in order best to explain the 35 principles of the invention and its practical application, thereby to enable others skilled in the art best to utilize the invention and various embodiments with various modifications as are suited to the particular use contemplated. It is intended that the scope of the invention be defined by the 40 claims appended hereto and their equivalents.

What is claimed is:

1. A method for producing a power MOSFET, comprising:

fabricating a plurality of layers of a power MOSFET and 45 an integrated Schottky device to produce an upper surface active area:

performing a chemical mechanical polishing process on the upper surface active area to produce a substantially planar surface, wherein a gate contact is coplanar with 50 an oxide deposit, wherein the oxide deposit comprises a source region, and wherein the oxide deposit comprises a drain region;

performing a metalization deposition process on the substantially planar surface, wherein a portion of the 55 metallization deposition is in contact with the gate contact; and

completing fabrication of the power MOSFET and Schottky device.

6

- 2. The method of claim 1 wherein the active area comprises silicon dioxide sub-areas and tungsten sub-areas.
- 3. The method of claim 2 wherein the chemical mechanical polishing process comprises a tungsten optimized process
- **4**. The method of claim **1** wherein the metalization deposition is configured to deposit a metal layer less than 4 microns deep.
- **5**. The method of claim **4** wherein the metal layer is configured to accept a plurality of wire bonds for completing fabrication of the power MOSFET.
- **6**. The method of claim **1** wherein the power MOSFET is a high density power MOSFET.
- 7. A method for producing a high density power MOS-FET, comprising:
 - fabricating a plurality of layers of a power MOSFET and an integrated Schottky device to produce an upper surface active area;
 - performing a chemical mechanical polishing process on the upper surface active area to produce a substantially planar surface, wherein a gate contact is coplanar with an oxide deposit, wherein the oxide deposit comprises a source region, and wherein the oxide deposit comprises a drain region;
 - performing a metalization deposition process on the substantially planar surface, wherein the metalization deposition is configured to deposit a metal layer less than 4 microns deep, wherein a portion of the metallization deposition is in contact with the gate contact;
 - completing fabrication of the power MOSFET and Schottky device.
- **8**. The method of claim **7** wherein the active area comprises silicon dioxide sub-areas and tungsten sub-areas.
- 9. The method of claim 8 wherein the chemical mechanical polishing process comprises a tungsten optimized process
- 10. The method of claim 7 wherein the metalization deposition is configured to deposit a metal layer less than 2 microns deep.
- 11. The method of claim 10 wherein the metal layer is configured to accept a plurality of wire bonds for completing fabrication of the power MOSFET.
- 12. The method of claim 7 wherein the upper surface of the active area is a high aspect ratio surface.
- 13. The method of claim 7 wherein the power MOSFET is an N channel device or a P channel device.
- **14**. The method of claim **7** wherein the integrated Schottky device comprises a region larger than a gate contact region of the power MOSFET.
- 15. The method of claim 10 wherein the upper surface of the active area is a high aspect ratio surface, and wherein the power MOSFET is an N channel device or a P channel device, and wherein the integrated Schottky device comprises a region larger than a source contact region of the power MOSFET.

* * * * *