

US011031414B2

(54) INTEGRATED ASSEMBLIES HAVING **VERTICALLY-SPACED CHANNEL** MATERIAL SEGMENTS, AND METHODS OF FORMING INTEGRATED ASSEMBLIES

- (71) Applicant: **Micron Technology, Inc.**, Boise, ID **References Cited** (71) Applicant: **Micron Technology, Inc.**, Boise, ID **REFERENT DOCUM**
- (72) Inventors: **John D. Hopkins**, Meridian, ID (US); Shyam Surthi, Boise, ID (US)
- (73) Assignee: Micron Technology, Inc., Boise, ID (US)
- $(*)$ Notice: Subject to any disclaimer, the term of this patent is extended or adjusted under 35 U.S.C. $154(b)$ by 68 days. * cited by examiner
-
- (22) Filed: **Jun. 6, 2019**

(65) **Prior Publication Data** (57) **ABSTRACT**

US 2020/0388627 A1 Dec. 10, 2020

 (51) Int. Cl.

-
- (52) U.S. Cl.
CPC H01L 27/11582 (2013.01); G11C 5/063 (2013.01) ; $H01L$ 27/1157 (2013.01); $H01L$ 27/11519 (2013.01); H01L 27/11524 (2013.01); *H01L 27/11556* (2013.01); *H01L* 27/11565 (2013.01)

(12) United States Patent (10) Patent No.: US 11,031,414 B2
Hopkins et al. (45) Date of Patent: Jun. 8, 2021 (45) Date of Patent: Jun. 8, 2021

(58) Field of Classification Search
CPC combination set(s) only. See application file for complete search history.

U.S. PATENT DOCUMENTS

(21) Appl. No.: 16/434,052 Primary Examiner — Nduka E Ojeh

(74) Attorney, Agent, or Firm $-$ Wells St. John P.S.

Some embodiments include a NAND memory array having a vertical stack of alternating insulative levels and wordline levels . The wordline levels have primary regions of a first vertical thickness, and have terminal projections of a second vertical thickness which is greater than the first vertical regions. Charge-blocking regions are adjacent the control gate regions, and are vertically spaced from one another. Charge-storage regions are adjacent the charge-blocking
regions and are vertically spaced from one another. Gate-
dielectric material is adjacent the charge-storage regions.
Channel material is adjacent the gate dielectric assemblies .

31 Claims, 34 Drawing Sheets

FORMING INTEGRATED ASSEMBLIES The memory array 1002 of FIG. 1 may be a NAND

they become standardized, and to provide the ability to 25 remotely upgrade the devices for enhanced features.

may be configured to comprise vertically-stacked memory cells.

diagram of a prior art device 1000 which includes a memory total about 16 MB (e.g., 16 WLsx32 tiersx2 bits=1,024 array 1002 having a plurality of memory cells 1003 arranged pages/block, block size=1,024 pagesx16 KB/page=16 wordlines to conduct signals WL0 through WLm) and first groups, second groups and/or pages may be greater or data lines 1006 (e.g., bitlines to conduct signals BL0 through smaller than those shown in FIG. 2. BLn). Access lines 1004 and first data lines 1006 may be FIG. 3 shows a cross-sectional view of a memory block used to transfer information to and from the memory cells 300 of the 3D NAND memory device 200 of FIG. 2 in an 1003. A row decoder 1007 and a column decoder 1008 40 decoder address signals AO through AX on address lines decode address signals AO through AX on address lines devices in one of the sixteen first groups of strings described 1009 to determine which ones of the memory cells 1003 are with respect to FIG. 2. The plurality of strin 1009 to determine which ones of the memory cells 1003 are with respect to FIG. 2. The plurality of strings of the to be accessed. A sense amplifier circuit 1015 operates to memory block 300 may be grouped into a plurality to be accessed. A sense amplifier circuit 1015 operates to memory block 300 may be grouped into a plurality of determine the values of information read from the memory subsets 310, 320, 330 (e.g., tile columns), such as ti determine the values of information read from the memory subsets 310, 320, 330 (e.g., tile columns), such as tile cells 1003. An I/O circuit 1017 transfers values of informa- 45 column_{*r*}, tile column_{*i*} and tile colu tion between the memory array 1002 and input/output (I/O) (e.g., tile column) comprising a "partial block" of the lines 1005. Signals DOO through DON on the I/O lines 1005 memory block 300. A global drain-side select gate lines 1005. Signals DQO through DQN on the I/O lines 1005 memory block 300. A global drain-side select gate (SGD) can represent values of information read from or to be line 340 may be coupled to the SGDs of the plurality can represent values of information read from or to be line 340 may be coupled to the SGDs of the plurality of written into the memory cells 1003. Other devices can strings. For example, the global SGD line 340 may be written into the memory cells 1003. Other devices can strings. For example, the global SGD line 340 may be communicate with the device 1000 through the I/O lines 50 coupled to a plurality (e.g., three) of sub-SGD lines 342 1005, the address lines 1009, or the control lines 1020. A 344, 346 with each sub-SGD line corresponding to a respec-
memory control unit 1018 is used to control memory opera-
tive subset (e.g., tile column), via a corresp memory control unit 1018 is used to control memory opera-
tive subset (e.g., tile column), via a corresponding one of a
tions to be performed on the memory cells 1003, and utilizes plurality (e.g., three) of sub-SGD driver signals on the control lines 1020. The device 1000 can Each of the sub-SGD drivers 332, 334, 336 may concurreceive supply voltage signals Vcc and Vss on a first supply 55 rently couple or cut off the SGDs of the strings of receive supply voltage signals Vcc and Vss on a first supply 55 line 1030 and a second supply line 1032, respectively. The line 1030 and a second supply line 1032, respectively. The corresponding partial block (e.g., tile column) independently device 1000 includes a select circuit 1040 and an input/ of those of other partial blocks. A glo device 1000 includes a select circuit 1040 and an input of those of other partial blocks. A global source-side select output (I/O) circuit 1017. The select circuit 1040 can gate (SGS) line 360 may be coupled to the SGSs o output (I/O) circuit 1017. The select circuit 1040 can gate (SGS) line 360 may be coupled to the SGSs of the respond, via the I/O circuit 1017, to signals CSEL1 through plurality of strings. For example, the global SGS lin respond, via the I/O circuit 1017, to signals CSEL1 through plurality of strings. For example, the global SGS line 360
CSELn to select signals on the first data lines 1006 and the 60 may be coupled to a plurality of sub-SG second data lines 1013 that can represent the values of with each sub-SGS line corresponding to the respective information to be ered from or to be programmed into the subset (e.g., tile column), via a corresponding one of information to be read from or to be programmed into the subset (e.g., tile column), via a corresponding one of a memory cells 1003. The column decoder 1008 can selec-
plurality of sub-SGS drivers 322, 324, 326. Each of th memory cells 1003. The column decoder 1008 can selec-
tively activers 322, 324, 326. Each of the
tively activate the CSEL1 through CSELn signals based on sub-SGS drivers 322, 324, 326 may concurrently couple or the AO through AX address signals on the address lines 65 1009. The select circuit 1040 can select the signals on the 1009. The select circuit 1040 can select the signals on the block (e.g., tile column) independently of those of other first data lines 1006 and the second data lines 1013 to partial blocks. A global access line (e.g., a gl

 1 2

INTEGRATED ASSEMBLIES HAVING provide communication between the memory array 1002
VERTICALLY-SPACED CHANNEL and the I/O circuit 1017 during read and programming VERTICALLY-SPACED CHANNEL and the I/O circuit 1017 during read and programming MATERIAL SEGMENTS, AND METHODS OF operations.

5 memory array, and FIG. 2 shows a block diagram of a TECHNICAL FIELD three-dimensional NAND memory device 200 which may be utilized for the memory array 1002 of FIG. 1. The device 200 comprises a plurality of strings of charge-storage Integrated assemblies (e.g., integrated NAND memory) 200 comprises a plurality of strings of charge-
having vertically-spaced channel material segments, and devices. In a first direction (Z-Z'), each string of chargemaving vertically-spaced enamely matched segments, and the storage devices may comprise, for example, thirty-two
nethods of forming integrated assemblies.
DACKGPOUND BACKGROUND
thirty-two tiers (e.g., Tier0-Tier31). The charge-storage
devices of a respective string may share a common channel Memory provides data storage for electronic systems.

Flash memory is one type of memory, and has numerous

region, such as one formed in a respective pillar of semi-

conductor material (e.g., polysilicon) about which the flash memory in solid state drives to replace conventional (i.e., "global control gate (\hat{CG}) lines", also known as word-
hard drives. As yet another example, flash memory is lines WLs). Each of the access lines may coun hard drives. As yet another example, flash memory is lines, WLs). Each of the access lines may couple the popular in wireless electronic devices because it enables charge-storage devices within a tier. The charge-storage popular in wireless electronic devices because it enables charge-storage devices within a tier. The charge-storage manufacturers to support new communication protocols as devices coupled by the same access line (and thus c devices coupled by the same access line (and thus corresponding to the same tier) may be logically grouped into, for motely upgrade the devices for enhanced features. example, two pages, such as PO/P32, P1/P33, P2/P34 and so
NAND may be a basic architecture of flash memory, and on, when each charge-storage device comprises a cell on, when each charge-storage device comprises a cell capable of storing two bits of information. In a third direclls.

exercells . tion (Y-Y'), each second group of, for example, eight second

Before describing NAND specifically, it may be helpful to 30 groups of the plurality of strings, may comprise sixteen Before describing NAND specifically, it may be helpful to 30 groups of the plurality of strings, may comprise sixteen
more generally describe the relationship of a memory array strings coupled by a corresponding one of eig within an integrated arrangement. FIG. 1 shows a block The size of a memory block may comprise 1,024 pages and diagram of a prior art device 1000 which includes a memory total about 16 MB (e.g., 16 WLsx32 tiersx2 bits=1,02 in rows and columns along with access lines 1004 (e.g., 35 The number of the strings, tiers, access lines, data lines, first wordlines to conduct signals WL0 through WLm) and first groups, second groups and/or pages may be

> 300 of the 3D NAND memory device 200 of FIG. 2 in an X-X' direction, including fifteen strings of charge-storage sub-SGS drivers 322, 324, 326 may concurrently couple or cut off the SGSs of the strings of a corresponding partial partial blocks. A global access line (e.g., a global CG line)

350 may couple the charge-storage devices corresponding to BRIEF DESCRIPTION OF THE DRAWINGS the respective tier of each of the plurality of strings. Each global CG line (e.g., the global CG line 350) may be coupled FIG. 1 shows a block diagram of a prior art memory to a plurality of sub-access lines (e.g., sub-CG lines) 352 , device having a memory array with memory cells to a plurality of sub-access lines (e.g., sub-CG lines) 352, device having a memory array with memory cells.
354, 356 via a corresponding one of a plurality of sub-string 5 FIG. 2 shows a schematic diagram of the prior art drivers 312, 314 and 316. Each of the sub-string drivers may
concurrently couple or cut off the charge-storage devices
concurrently couple or cut off the charge-storage devices
FIG. 3 shows a cross-sectional view of the pr may comprise a "partial tier" (e.g., a single "tile") of integrated assembly showing a region of an example NAND charge-storage devices. The strings corresponding to the memory array. charge-storage devices. The strings corresponding to the respective subset (e.g., partial block) may be coupled to a corresponding one of sub-sources 372, 374 and 376 (e.g., 15 integrated assembly of FIG. 5.

"tile source") with each sub-source being coupled to a FIGS. 6-10 are diagrammatic cross-sectional side views

of integrated assem

with reference to a schematic illustration of FIG. 4. FIG. 11 is a diagrammatic cross-sectional side view of an

The memory array 200 also includes NAND strings $206₁$ FIGS. 12-18 are diagrammatic cross-sectional side views to 206_M . Each NAND string includes charge-storage tran-
of the region of the integrated assembly to 206_M. Each NAND string includes charge-storage tran-
sistors 208_1 to 208_N . The charge-storage transistors may use example sequential process stages following the process floating gate material (e.g., polysilicon) to store charge, or 25 stage of FIG. 11.
may use charge-trapping material (such as, for example, FIG. 18A is a diagrammatic cross-sectional side view of
silicon nitride, metallic

tions of wordlines 202 and strings 206. The charge-storage 17 and alternative to the illustrated process stage of FIG. 18.

transistors 208 represent non-volatile memory cells for 30 FIGS. 19-22 are diagrammatic cross-sect storage of data. The charge-storage transistors 208 of each of the region of the integrated assembly of FIG. 11 shown at NAND string 206 are connected in series source-to-drain example sequential process stages following t NAND string 206 are connected in series source-to-drain example sequential process stages following the process between a source-select device (e.g., source-side select gate, stage of FIG. 18. between a source-select device (e.g., source-side select gate, stage of FIG. 18.
SGS) 210 and a drain-select device (e.g., drain-side select FIG. 23 is a diagrammatic cross-sectional side view of an
gate, SGD) 212. Each so gate, SGD) 212. Each source-select device 210 is located at 35 integrated assembly at an example process stage of an an intersection of a string 206 and a source-select line 214, example method for forming an example memor while each drain-select device 212 is located at an intersec-
tion of a string 206 and a drain-select line 215. The select an integrated assembly at an example process stage of an tion of a string 206 and a drain-select line 215. The select an integrated assembly at an example process stage of an devices 210 and 212 may be any suitable access devices, and example method for forming an example memory devices 210 and 212 may be any suitable access devices, and example method for forming an example memory array, and are generically illustrated with boxes in FIG. 4. $\frac{40 \text{ m/s}}{40 \text{ m}}$ example nethod for forming an exam 40

a common source line 216. The drain of each source-select views of the region of the integrated assembly of FIG. 23 device 210 is connected to the source of the first charge-
shown at example sequential process stages foll device 210 is connected to the source of the first charge-
shown at example sequential process stages following the
storage transistor 208 of the corresponding NAND string
process stage of FIG. 23. **206**. For example, the drain of source-select device $210₁$ is 45 FIG. 25A is a diagrammatic cross-sectional side view of connected to the source of charge-storage transistor $208₁$ of the region of the integ connected to the source of charge-storage transistor $208₁$ of the region of the integrated assembly of FIG. 23 shown at an the corresponding NAND string $206₁$. The source-select example process stage followi

devices 210 are connected to source-select line 214. 24 and alternative to the illustrated process stage of FIG. 25.
The drain of each drain-select device 212 is connected to FIGS. 26-30 are diagrammatic cross-sectional si a bitline (i.e., digit line) 228 at a drain contact. For example, 50 of the region of the integrated assembly of FIG. 23 shown the drain of drain-select device $212₁$ is connected to the at example sequential proces the drain of drain-select device 212_1 is connected to the at example sequential process stages following the process bitline 228_1 . The source of each drain-select device 212 is stage of FIG. 25. betline 208 of the drain of the last charge-storage transistor

202 of the corresponding NAND string 206. For example, DETAILED DESCRIPTION OF THE 208 of the corresponding NAND string 206. For example, $DETAILED DESCRIPITION OF TH$
the source of drain-select device 212, is connected to the 55 ILLUSTRATED EMBODIMENTS the source of drain-select device $212₁$ is connected to the 55 drain of charge-storage transistor 208_N of the corresponding NAND string 206_1 .

The charge-storage transistors 208 include a source 230, of charge between a channel material and a charge-storage a drain 232, a charge-storage region 234, and a control gate material. For instance, programming of a NAND 236. The charge-storage transistors 208 have their control ω gates 236 coupled to a wordline 202. A column of the gates 236 coupled to a wordline 202. A column of the channel material into the charge-storage material, and then charge-storage transistors 208 are those transistors within a storing the charge within the charge-storage ma charge-storage transistors 208 are those transistors within a storing the charge within the charge-storage material. Eras-
NAND string 206 coupled to a given bitline 228. A row of ing of the NAND memory cell may comprise m NAND string 206 coupled to a given bitline 228. A row of ing of the NAND memory cell may comprise moving holes the charge-storage transistors 208 are those transistors com-
into the charge-storage material to recombine wit

FIG. 5A is a diagrammatic top view of a portion of the

spective power source.
The NAND memory device 200 is alternatively described memory arrays.

The memory array 200 includes wordlines 202_1 to 202_N , 20 integrated assembly at an example process stage of an example method for forming an example memory array.

icon nitride, metallic nanodots, etc.) to store charge. The region of the integrated assembly of FIG. 11 shown at an The charge-storage transistors 208 are located at intersec-
example process stage following the process s

A source of each source-select device 210 is connected to FIGS. 24 and 25 are diagrammatic cross-sectional side
a common source line 216. The drain of each source-select views of the region of the integrated assembly of FI

AND string 206_1 .
The charge-storage transistors 208 include a source 230, of charge between a channel material and a charge-storage material. For instance, programming of a NAND memory cell may comprise moving charge (i.e., electrons) from the the charge-storage transistors 208 are those transistors com-
the charge-storage material to recombine with the
monly coupled to a given wordline 202.
 $\frac{65}{100}$ electrons stored in the charge-storage material, and to only coupled to a given wordline 202. ⁶⁵ electrons stored in the charge-storage material, and to It is desired to develop improved NAND architecture and thereby release charge from the charge-storage material. The It is desired to develop improved NAND architecture and thereby release charge from the charge-storage material. The improved methods for fabricating NAND architecture. charge-storage material may comprise charge-trapping charge-storage material may comprise charge-trapping memory array, and such can lead to charge migration from metal carbide, etc.), and/or conductively-doped semicon-
one memory cell to another. The charge migration may lead 5 ductor materials (e.g., conductively-doped silic one memory cell to another. The charge migration may lead 5 ductor materials (e.g., conductively-doped silicon, conductive materials 24 ductor materials 24 to data retention problems. Some embodiments include tively-doped germanium, etc.). The conductive materials 24
NAND architectures having breaks in the charge-trapping and 26 are compositionally different from one another. NAND architectures having breaks in the charge-trapping and 26 are compositionally different from one another. In material in regions between memory cells; and such breaks some embodiments the core material 24 may comprise material in regions between memory cells; and such breaks some embodiments the core material 24 may comprise one
may impede migration of charge between memory cells. or more metals (e.g., may comprise tungsten), and the ou Example embodiments are described with reference to 10 conductive material 26 may comprise one or FIGS. $5-30$.

Referring to FIG. 5, a construction (i.e., assembly, archi-
tecture, etc.) 10 includes a vertical stack 12 of alternating rial 26. The dielectric material 28 may be dielectric barrier tecture, etc.) 10 includes a vertical stack 12 of alternating rial 26. The dielectric material 28 may be dielectric barrier
first and second levels 14 and 16. The first levels 14 are material, and may comprise any suitable insulative levels, and the second levels 16 are conductive 15 levels.

referred to herein as wordline levels) of a NAND configu-
ration. The NAND configuration includes strings of memory
consist essentially of, or consist of one or more of AlO, HfO,
cells (i.e., NAND strings), with the number stacked levels 16. The NAND strings may comprise any etries. In some embodiments, it may be advantageous to suitable number of memory cell levels. For instance, the utilize high-k materials other than aluminum oxide (AlO) suitable number of memory cell levels. For instance, the NAND strings may have 8 memory cell levels, 16 memory cell levels, 32 memory cell levels, 64 memory cell levels, 25 512 memory cell levels, 1024 memory cell levels, etc. The vertical stack 12 is indicated to extend vertically beyond the of hafnium oxide (HfO), hafnium silicate (HfSiO), zirco-
illustrated region to show that there may be more vertically-
mium oxide (ZrO) and zirconium silica stacked levels than those specifically illustrated in the dia-
30 negions 30 having a first vertical thickness T₁, and have
30 negions 30 having a first vertical thickness T₁, and have

base 18 may comprise semiconductor material; and may, for T_2 which is greater than the first vertical thickness. In some example, comprise, consist essentially of, or consist of embodiments, the second vertical thickne example, comprise, consist essentially of, or consist of embodiments, the second vertical thickness T_2 is greater monocrystalline silicon. The base 18 may be referred to as than the first vertical thickness T_1 by an a semiconductor substrate. The term "semiconductor sub- 35 range of from about 10% to about 70%. In the illustrated strate" means any construction comprising semiconductive embodiment, the primary regions 30 are approximat material, including, but not limited to, bulk semiconductive vertically centered relative to the terminal projections 32.
materials such as a semiconductive wafer (either alone or in Charge-blocking material 34 is along th material layers (either alone or in assemblies comprising 40 vertically-stacked segments 36. The segments 36 are verti-
other materials). The term "substrate" refers to any support-
cally spaced from one another by gaps 39 ing structure, including, but not limited to, the semiconduc-
tor substrates described above. In some applications, the
tion(s); and in some embodiments may comprise, consist tor substrates described above. In some applications, the tion(s); and in some embodiments may comprise, consist base 18 may correspond to a semiconductor substrate con-
ssentially of, or consist of one or both of silic base 18 may correspond to a semiconductor substrate con-
taining one or more materials associated with integrated 45 (SiON) and silicon dioxide (SiO₂). the circuit fabrication. Such materials may include, for example, The segments 36 of the charge-blocking material 34 are one or more of refractory metal materials, barrier materials. adjacent the dielectric barrier materia one or more of refractory metal materials, barrier materials, adjacent the dielectric barrier material 28, and are spaced diffusion materials, insulator materials, etc. from the conductive material 26 of the terminal proje

to indicate that other components and materials may be 50 Charge-storage material 38 is adjacent the charge-block-
provided between the stack 12 and the base 18. Such other ing material, and is arranged in vertically-stack provided between the stack 12 and the base 18. Such other ing material, and is arranged in vertically-stacked segments components and materials may comprise additional levels of 40. The segments 36 and 40 may be referred t components and materials may comprise additional levels of 40. The segments 36 and 40 may be referred to as first and the stack, a source line level, source-side select gates second segments, respectively, to distinguish t the stack, a source line level, source-side select gates second segments, respectively, to distinguish them from one (SGSs), etc.

The insulative levels 14 comprise insulative material 20.55 The second segments 40 (i.e., the segments of the charge-The insulative material 20 may comprise any suitable com-
position (8) ; and in some embodiments may comprise, con-
by gaps 41. In some embodiments, the gaps 39 and 41 may

The conductive regions include an inner conductive material ω the gaps 41 may be considered to be extensions of the gaps 24, and an outer conductive material 26. The inner conduc-
29. tive material 24 may be considered to be configured as a The charge-storage material 38 may comprise any suit-
conductive core 25, and the outer conductive material 26 able composition(s). In some embodiments the chargeconductive core 25, and the outer conductive material 26 able composition(s). In some embodiments the charge-
may be considered to be configured as an outer conductive storage material 38 may comprise charge-trapping

 $5 \hspace{2.5cm} 6$

material (for instance, silicon nitride, metal dots, etc.). A

problem with conventional NAND can be that charge-

tungsten, cobalt, nickel, platinum, ruthenium, etc.), metal-

trapping material extends across multiple mem or more metals (e.g., may comprise tungsten), and the outer conductive material 26 may comprise one or more metal

material, and may comprise any suitable composition (s). In some embodiments, the dielectric material 28 comprises levels.

The conductive levels 16 are memory cell levels (also constant greater than that of silicon dioxide. In some The conductive levels 16 are memory cell levels (also constant greater than that of silicon dioxide. In some referred to herein as wordline levels) of a NAND configu-
embodiments, the dielectric material 28 may comprise, the dielectric material 28 due to processing limitations described below. In such embodiments, it may be advantageous for the dielectric material 28 to comprise one or more

am of FIG. 5.
The stack 12 is shown to be supported over a base 18. The terminal projections 32 having a second vertical thickness T₁, and have The stack 12 is shown to be supported over a base 18. The terminal projections 32 having a second vertical thickness base 18 may comprise semiconductor material; and may, for T , which is greater than the first vertical than the first vertical thickness T_1 by an amount within a range of from about 10% to about 70%. In the illustrated

diffusion materials, insulator materials, etc. from the conductive material 26 of the terminal projections \overline{AB} and the base $\overline{18}$ $\overline{32}$ by the dielectric barrier material $\overline{28}$.

sist essentially of, or consist of silicon dioxide.
The conductive levels 16 comprise conductive regions 22. distinguish them from one another. In some embodiments,

may be considered to be configured as an outer conductive storage material 38 may comprise charge-trapping materials;
layer 27 which surrounds the conductive core.
65 such as, for example, silicon nitride, silicon oxynitr layer 27 which surrounds the conductive core. 65 such as, for example, silicon nitride, silicon oxynitride, The conductive materials 24 and 26 may comprise any conductive nanodots, etc. For instance, in some embodisuitable ments the charge-storage material 38 may comprise, consist

essentially of, or consist of silicon nitride. In alternative during formation of the segments 40. In other embodiments, embodiments, the charge-storage material 38 may be con-
figured to include floating gate material (s

material 42 may comprise any suitable composition(s). In Notably, the channel material 44 is "flat" (i.e., is substantially
some embodiments, the gate-dielectric material 42 may tially vertically of continuous thickness, a comprise, for example, one or more of silicon dioxide, vertically straight), as opposed to being undulating, in the silicon nitride, silicon oxynitride, aluminum oxide, hafnium 10 configuration of FIG. 5. The flat channel silicon nitride, silicon oxynitride, aluminum oxide, hafnium 10 oxide, zirconium oxide, etc. The gate-dielectric material 42 oxide, zirconium oxide, etc. The gate-dielectric material 42 positively impact string current as compared to non-flat may be bandgap-engineered to achieve desired electrical configurations of some conventional designs. In may be bandgap-engineered to achieve desired electrical configurations of some conventional designs. In some properties; and accordingly may comprise a combination of embodiments, the configuration of the channel material properties; and accordingly may comprise a combination of embodiments, the configuration of the channel material 44 two or more different materials.

channel material 44 comprises semiconductor material; and The flat segments 40 may have more even charge-distribu-
may comprise any suitable composition or combination of tion than would non-flat segments of the charge-sto may comprise any suitable composition or combination of tion than would non-flat segments of the charge-storage compositions. For instance, the channel material 44 may material. comprise one or more of silicon, germanium, III/V semi- 20 In operation, the charge-storage material 38 may be conductor materials (e.g., gallium phosphide), semiconduc-
configured to store information in the memory cells conductor materials (e.g., gallium phosphide), semiconduc-
tor oxides, etc.; with the term III/V semiconductor material value (with the term "value" representing one bit or multiple tor oxides, etc.; with the term III/V semiconductor material value (with the term "value" representing one bit or multiple referring to semiconductor materials comprising elements bits) of information stored in an individu referring to semiconductor materials comprising elements bits) of information stored in an individual memory cell may selected from groups III and V of the periodic table (with be based on the amount of charge (e.g., the n groups III and V being old nomenclature, and now being 25 electrons) stored in a charge-storage region of the memory
referred to as groups 13 and 15). In some embodiments, the cell. The amount of charge within an individua channel material 44 may comprise, consist essentially of, or storage region may be controlled (e.g., increased or consist of silicon.

an annular ring surrounding the insulative material 46. The 35 illustrated configuration of the channel material may be illustrated configuration of the channel material may be configured (i.e., engineered) to achieve a selected criterion, considered to comprise a hollow channel configuration, in such as, for example, but not limited to, an in the annular ring-shaped channel configuration. In other ties of the tunneling regions (e.g., capacitance) in terms of embodiments (not shown), the channel material may be 40 a representative physical thickness. For exam

be considered to comprise control gate regions 48 proximate density as a given dielectric, ignoring leakage current and the channel material 44, and to comprise wordline regions reliability considerations. 50 adjacent the control gate regions. In the illustrated 45 The charge-blocking material 34 is adjacent to the charge-
embodiment, the control gate regions 48 include at least storage material 38, and may provide a mechani embodiment, the control gate regions 48 include at least storage material 38, and may provide a mechanism to block portions of the terminal projections 32.

charge-blocking material 34, charge-storage material 38, The dielectric-barrier material 28 is provided between the gate-dielectric material 42 and channel material 44 are so charge-blocking material 34 and the associated gate-dielectric material 42 and channel material 44 are 50 charge-blocking material 34 and the associated gates 48, and incorporated into NAND memory cells 52. The illustrated may be utilized to inhibit back-tunneling of c incorporated into NAND memory cells 52. The illustrated NAND memory cells 52 form a portion of a vertically-NAND memory cells 52 form a portion of a vertically-
extending string of memory cells. Such string may be some embodiments, the dielectric-barrier material 28 may extending string of memory cells. Such string may be some embodiments, the dielectric-barrier material 28 may representative of a large number of substantially identical be considered to form dielectric-barrier regions wit NAND strings formed during fabrication of a NAND 55 memory cells 52.
memory array (with the term "substantially identical" mean-
ine embodiment of FIG. 5 has insulative material 20
ing identical to within reasonable tolera

of the charge-storage material 38 have a vertical thickness 60 FIG. 5, but comprising voids 54 within the insulative levels T_3 which is larger than the vertical thickness T_2 of the 14. In the illustrated embodiment, T_3 which is larger than the vertical thickness T_2 of the conductive terminal projections 32; and which is about the conductive terminal projections 32; and which is about the with the insulative material 20. The voids 54 may be filled same as a vertical thickness through the dielectric barrier with air or any other suitable gas. An adva same as a vertical thickness through the dielectric barrier with air or any other suitable gas. An advantage of having material 28 and the conductive projection 32. In some the voids 54 within the insulative levels is that

 7 8

example, polycrystalline silicon). The material segments 40 may be considered to be tailored to Gate-dielectric material (i.e., tunneling material) 42 is 5 approximately match a vertical thickness of the conductive Gate-dielectric material (i.e., tunneling material) 42 is 5 approximately match a vertical thickness of the conductive adjacent the charge-storage material 38. The gate-dielectric projections 32 in some embodiments.

may be referred to as a "flat configuration". Notably, the segments 40 of the charge-storage material 38 are also "flat"; Channel material 44 is adjacent the gate-dielectric mate- 15 segments 40 of the charge-storage material 38 are also "flat"; rial 42, and extends vertically along the stack 12. The and may be considered to each be in a "fla

be based on the amount of charge (e.g., the number of electrons) stored in a charge-storage region of the memory nsist of silicon.
Insulative material 46 is adjacent the channel material 44. applied to an associated gate 48, and/or based on the value Insulative material 46 is adjacent the channel material 44. applied to an associated gate 48, and/or based on the value
The insulative material 46 may comprise any suitable com- 30 of voltage applied to the channel materia

position(s); and in some embodiments may comprise, con-
sist essentially of, or consist of silicon dioxide.
memory cells 52. Such tunneling regions may be configured st essentially of, or consist of silicon dioxide. memory cells 52. Such tunneling regions may be configured FIG. 5A shows a top view of a region of the assembly 10, to allow desired migration (e.g., transportation) of char FIG. 5A shows a top view of a region of the assembly 10, to allow desired migration (e.g., transportation) of charge and shows that the channel material 44 may be configured as (e.g., electrons) between the charge-storage (e.g., electrons) between the charge-storage material 38 and the channel material 44 . The tunneling regions may be configured as a solid pillar configuration.

Referring again to FIG. 5, the conductive levels 16 may layer that would be required to have the same capacitance Referring again to FIG. 5, the conductive levels 16 may layer that would be required to have the same capacitance
be considered to comprise control gate regions 48 proximate density as a given dielectric, ignoring leakage

rtions of the terminal projections 32. charge from flowing from the charge-storage material 38 to
The control gate regions 48, dielectric barrier material 28, the associated gates 48.

be considered to form dielectric-barrier regions within the memory cells 52.

and measurement). there may be voids within the insulative levels. For instance,
In the illustrated embodiment of FIG. 5, the segments 40 FIG. 6 shows an assembly 10*a* similar to the assembly 10 of
of the charge-storage embodiments, the vertical thickness of the segments 40 of 65 alleviate capacitive coupling between vertically-neighbor-
the charge-storage material 38 may be less than shown in ing materials in the event that such capaciti found to be problematic. In the illustrated embodiment, the voids 54 extend within the gaps 41 between the vertically-
stacked segments 40 of the charge-storage material 38.
thicknesses within a range of from about 10 nanometers

32, as shown as voids 56 in an example assembly $10b$ of and 16 may have thicknesses within a range of from about FIG. 7. The voids 56 may result from the processing utilized $\frac{1}{5}$ 10 nm to about 50 nm. to form the conductive materials 24 and 26, as described in Referring to FIG. 12, an opening 64 is formed to extend
more detail below. Although the embodiment of FIG. 7 through the stack 12. The opening has sidewalls 65 ex more detail below. Although the embodiment of FIG. 7 through the stack 12. The opening has sidewalls 65 extends hows the voids 56 being in each of the terminal projections ing along the first and second materials 60 and 62 32, in other embodiments the voids 56 may be within only Referring to FIG. 13, the first levels 14 are recessed some of the terminal projections 32 rather than within all of 10 relative to the second levels 16 along the si some of the terminal projections 32 rather than within all of 10 relative to the second levels 16 along the sidewalls 65 of the the terminal projections. However, it can be advantageous opening 64. After the recessing, the the terminal projections. However, it can be advantageous opening 64. After the recessing, the second levels 16 have that the electrical properties of all of the terminal projections projecting terminal ends 66 which exten that the electrical properties of all of the terminal projections projecting terminal ends 66 which extend inwardly beyond
be substantially identical to one another; and accordingly it the recessed first levels 14. The ter can be advantageous that all of the terminal projections be surfaces 67 of the second material 62. The recessed first physically substantially identical to one another. Accord- 15 levels 14 have surfaces 69 of the first material 60. Cavities ingly, if the voids 56 form, it can be advantageous that the (gaps) 68 are vertically between the voids 56 be within all of the projections 32, and that the surfaces 69 may be considered to be along inner edges of the voids within each of the terminal projections be of substan-
cavities 68.

terminal projections 32. In other embodiments, the segments 25 or consist of silicon nitride. Accordingly, the third material 36 may wrap partially around the terminal projections 32 , as 70 may comprise a same c 36 may wrap partially around the terminal projections 32 , as 70 may comprise a same composition as the second material shown relative to an assembly $10d$ of FIG. 9. It is noted that 62 . the charge-storage segments 40 of FIG. 9 have vertical The material 70 may be selectively formed along the thicknesses T_A which are larger than the vertical thicknesses second material 62 relative to the first material thicknesses T_4 which are larger than the vertical thicknesses T_2 and T_3 .

charge-blocking material 34 comprise only a single homo-
geneous composition. In other embodiments, the segments to the second material 62 to preclude subsequent formation geneous composition. In other embodiments, the segments to the second material 62 to preclude subsequent formation may comprise laminates of two or more different composi-
of the material 70 along surfaces of the first mat may comprise laminates of two or more different composi-
tions. For instance, FIG. 10 shows an assembly $10e$ in which 35 then the material 70 may be formed by a suitable deposition the charge-blocking material 34 comprises a laminate of two
different compositions $34a$ and $34b$; with the compositions sition, etc.). The hindering material may comprise any different compositions $34a$ and $34b$; with the compositions sition, etc.). The hindering material may comprise any $34a$ and $34b$ joining to one another along a vertically-suitable composition(s); and in some embodimen

may comprise, consist essentially of, or consist of silicon 3,5-dimethyl-1-trimethylsilyl, and R1—(C—OH)—R2; oxynitride; and the other may comprise, consist essentially where R1 and R2 are organic moieties.

32 lacking the voids 56 (FIG. 7), and show the insulative widened terminal ends are vertically spaced in levels 14 lacking the voids 54 (FIG. 8). In other embodi- another by remaining regions of the gaps 68. ments, assemblies analogous to those of FIGS. 9 and 10 may The material 70 may be formed to any suitable thickness;
be formed to include the voids 54 and/or the voids 56. and in some embodiments may be formed to a thicknes

The assemblies described above may be formed with any 50 suitable methods. Example methods are described with suitable methods. Example methods are described with material 70 may be utilized to tune the vertical thickness T_2 reference to FIGS. 11-30.

stack 12 of alternating first and second levels 14 and 16. The Referring to FIG. 15, a fourth material 72 is formed within first levels 14 comprise a first material 60, and the second 55 the gaps 68 (FIG. 14). The fourth material 72 may comprise levels 16 comprise a second material 62. The first and any suitable composition(s); and in some emb levels 16 comprise a second material 62. The first and any suitable composition(s); and in some embodiments may second materials may comprise any suitable compositions, comprise, consist essentially of, or consist of silic second materials may comprise any suitable compositions, comprise, consist essentially of, or consist of silicon. For and are of different compositions relative to one another. In instance, the fourth material 72 may compr and are of different compositions relative to one another. In instance, the fourth material 72 may comprise polycrystal-
some embodiments, the first material 60 may comprise, line silicon. consist essentially of, or consist of silicon dioxide; and the 60 The fourth material 72 has inner surfaces 71 which are second material 62 may comprise, consist essentially of, or adjacent (along) the surfaces 69 of th consist of silicon nitride. The second levels 16 will eventu-
ally become the wordline levels described above with ref-
that together form a vertical edge 73 along sidewalls of the ally become the wordline levels described above with ref-
erence to, for example, FIG. 5. The levels 14 and 16 may be opening 64. of any suitable thicknesses at the process stage of FIG. 11; 65 Referring to FIG. 16, the charge-blocking material 34 is and may be the same thickness as one another, or may be formed along the vertical edge 73, the charge and may be the same thickness as one another, or may be formed along the vertical edge 73, the charge-storage mate-
different thicknesses relative to one another. In some rial 38 is formed along the charge-blocking materia

stacked segments 40 of the charge-storage material 38. thicknesses within a range of from about 10 nanometers Voids may also be present within the terminal projections (nm) to about 400 nm. In some embodiments, the levels Voids may also be present within the terminal projections (nm) to about 400 nm. In some embodiments, the levels 14
32, as shown as voids 56 in an example assembly $10b$ of and 16 may have thicknesses within a range of f

the recessed first levels 14. The terminal ends 66 have

tially the same size and shape as the voids within the other Referring to FIG. 14, a third material 70 is selectively terminal projections.
20 formed to be along the second material 62 relative to the first
In some embodim In some embodiments, the voids 54 and 56 may both be material 60. Accordingly, the material 70 selectively forms present, as shown relative to an assembly $10c$ of FIG. 8. along the surfaces 67 relative to the surfaces 69 esent, as shown relative to an assembly $10c$ of FIG. 8. along the surfaces 67 relative to the surfaces 69. The In the embodiment of FIG. 5, the segments 36 of the material 70 may comprise any suitable composition(s); and In the embodiment of FIG. 5, the segments 36 of the material 70 may comprise any suitable composition(s); and charge-blocking material 34 were along one edge of the in some embodiments may comprise, consist essentially of,

and T_3 .
In the embodiments of FIGS. 5-9, the segments 36 of the material (also referred to herein as a poisoning material) extending interface 57. comprise one or more of N,N dimethylaminotrimethylsi-
The compositions 34a and 34b may comprise any suitable 40 lane, bis(N,N-dimethylamino)dimethylsilane, ethylenedi-
substances. In some embodiment

of, or consist of silicon dioxide.
The embodiments of FIGS. 9 and 10 show the projections 45 of the second levels 16 to widen the terminal ends. The The embodiments of FIGS. 9 and 10 show the projections 45 of the second levels 16 to widen the terminal ends. The lacking the voids 56 (FIG. 7), and show the insulative widened terminal ends are vertically spaced from one

and in some embodiments may be formed to a thickness of from about 1 nm to about 10 nm. The thickness of the ference to FIGS. 11-30. of the conductive projections 32 (FIG. 5) in some embodi-
Referring to FIG. 11, a construction 10 includes a vertical ments.

rial 38 is formed along the charge-blocking material, the

gate-dielectric material 42 is formed along the charge-
storage material, the channel material 44 is formed along the formed by oxidizing the third material 70. In some embodistorage material, the channel material 44 is formed along the formed by oxidizing the third material 70. In some embodi-
gate-dielectric material, and the insulative material 46 is ments, the material 34 may be referred to formed to fill a remaining inner portion of the opening 64 . The third material 70 may be considered to form widened In some embodiments, the materials 34 , 38 , 42 , 44 and 46 s terminal ends around the projectio In some embodiments, the materials 34, 38, 42, 44 and 46 s terminal ends around the projections of material 62, and the may be considered to be formed to be adjacent to one fifth material 34 may be considered to be formed may be considered to be formed to be adjacent to one fifth material 34 may be considered to be formed around another. In some embodiments, the charge-storage material such widened terminal ends. 38 may be considered to be formed along the vertical edge The material 34 narrows the gaps 68.

73, and to be spaced from such vertical edge by the The material 34 may be formed to any suitable thickness; 73, and to be spaced from such vertical edge by the charge-blocking material 34. In some embodiments, the charge-blocking material 34. In some embodiments, the 10 and in some embodiments may be formed to a thickness materials 34, 38, 42, 44 and 46 may be considered to extend within a range of from about 1 nm to about 5 nm.

and 70 (FIG. 16) are removed to leave voids 74. The voids to extend across the surfaces 69 within the gaps 68 as well 74 may be referred to as first voids to distinguish them from 15 as along the material 70; as shown in

Referring to FIG. 18, the dielectric barrier material 28, process stage following FIG. 23. The fourth material 72 is conductive material 26 and conductive material 24 are formed within the narrowed gaps 68 (FIG. 23). The v conductive material 26 and conductive material 24 are formed within the narrowed gaps 68 (FIG. 23). The vertical formed within the voids 74 (FIG. 17). The first levels 16 thus edge 73 extends along the materials 34 an become conductive levels analogous to those described 20 Referring to FIG. 25, the charge-storage material 38 is above with reference to FIG. 5. The conductive levels have formed along the vertical edge 73, the gate-dielec above with reference to FIG. 5. The conductive levels have formed along the vertical edge 73, the gate-dielectric mate-
the primary regions 30 of the first vertical thickness T_1 and rial 42 is formed along the charge-s the primary regions 30 of the first vertical thickness T_1 and rial 42 is formed along the charge-storage material, the the terminal projections 32 of the second vertical thickness channel material 44 is formed along th T_2 . In the illustrated embodiment, the conductive material material, and the insulative material 46 is 24 entirely fills the terminal projections 32 to form a 25 remaining inner portion of the opening 64. configuration analogous to that described above with refer-

In some embodiments, the material 34 of FIG. 24 may be

ence to FIG. 5. In other embodiments, the conductive a first charge-blocking material 34a, and a second material 24 may only partially fill the terminal projections blocking material $34\overline{b}$ may be deposited at a subsequent 32 to leave voids (or keyholes) 56 within the terminal process stage. For instance, FIG. 25A shows 32 to leave voids (or keyholes) 56 within the terminal projections 32, as shown in FIG. 18A.

material 60 (FIG. 18) is removed to form voids 76 along the storage material 38, gate-dielectric material 42, channel
material 44 and insulative material 46 are formed. The

one or more of hafnium oxide, zirconium oxide, hafnium
silicate and zirconium silicate as material 28 may be that
process stage subsequent to that of FIG. 25. The second and silicate and zirconium silicate as material 28 may be that process stage subsequent to that of FIG. 25. The second and such can be resistant to the etching conditions utilized to third materials 62 and 70 (FIG. 25) are rem form and extend the voids 76. Aluminum oxide may not be 40 sufficiently resistant to the etch conditions to be suitable for utilization in the material 28 (unless the aluminum oxide is described above with reference to FIGS. 17 and 18.
within a laminate having one or more of, for example, Referring to FIG. 27, the first material 60 (FIG. 26) is within a laminate having one or more of, for example, hafnium oxide, zirconium oxide, hafnium silicate and zirconium silicate outward of the aluminum oxide to protect 45 the aluminum oxide).

through the charge-blocking material 34 and the charge- 50 conditions utilized.
storage material 38 to divide such materials into the seg-
meths 36 and 40, respectively. In some embodiments (not
method to extend the voids shown), the voids 76 may also be extended through the Referring to FIG. 29, the voids 76 are extended through the charge-storage material 38 to divide such material into the charge-storage material 38 to divide such materi

the insulative material 20 to form a configuration analogous Referring to FIG. 30, the voids 76 (FIG. 29) are filled with to that described above with reference to FIG. 5. In other the insulative material 20 to form a conf embodiments, the voids 20 may remain at least partially to that described above with reference to FIG. 9. In other open (i.e., gas-filled) to form configurations analogous to embodiments, the voids 20 may remain at least p

14. The charge-blocking material 34 is formed along the 65 third material 70. In some embodiments, the third material third material 70. In some embodiments, the third material tronic systems. Such electronic systems may be used in, for 70 comprises silicon nitride, and the charge-blocking mate-
example, memory modules, device drivers, po

vertically through the stack 12.
Referring to FIG. 17, the second and third materials 62 may be formed by a deposition process, and may be formed Referring to FIG. 17, the second and third materials 62 may be formed by a deposition process, and may be formed and 70 (FIG. 16) are removed to leave voids 74. The voids to extend across the surfaces 69 within the gaps 68

74 other voids which are formed at later process stages.
Referring to FIG. 24, the assembly 10 is shown at a
Referring to FIG. 18, the dielectric barrier material 28, process stage following FIG. 23. The fourth material 72

channel material 44 is formed along the gate-dielectric material, and the insulative material 46 is formed to fill a

ojections 32, as shown in FIG. 18A. 30 a process stage alternative to that described above with Referring to FIG. 19, the construction 10 is shown at a reference to FIG. 25. A second charge-blocking material 34b Referring to FIG. 19, the construction 10 is shown at a reference to FIG. 25. A second charge-blocking material $34b$ processing stage subsequent to that of FIG. 18. The first is formed along the vertical edge 73, and the material 44 and insulative material 46 are formed. The Referring to FIG. 20, the fourth material 72 (FIG. 19) is 35 assembly of FIG. 25A may be utilized to form a construction removed to extend the voids 76. An advantage of utilizing analogous to that described above with refe

> third materials 62 and 70 (FIG. 25) are removed, and are replaced with the materials 24 , 26 and 28 . Such removal and replacement may utilize processing analogous to that described above with reference to FIGS. 17 and 18.

removed to form the second voids 76 along the levels 14. In the illustrated embodiment, some of the material 34 is the aluminum oxide).
The voids 76 of FIG. 20 may be referred to as second material 34 may or may not be removed during the etch The voids 76 of FIG. 20 may be referred to as second material 34 may or may not be removed during the etch voids to distinguish them from the first voids 74 of FIG. 17. utilized to remove material 60 depending on the relat vids to distinguish them from the first voids 74 of FIG. 17. utilized to remove material 60 depending on the relative Referring to FIG. 21, the second voids 76 are extended compositions of materials 34 and 60 and on the et

te-dielectric material 42. the charge-storage material 38 to divide such material into Referring to FIG. 22, the voids 76 (FIG. 21) are filled with 55 the segments 40.

the insulative material 20 to form a configuration analogous open (i.e., gas-filled) to form configurations analogous to embodiments, the voids 20 may remain at least partially those described above with reference to FIGS. 6 and 8. 60 open (i.e., gas-filled) to form configuration those described above with reference to FIGS. 6 and 8. $\qquad \qquad 60$ open (i.e., gas-filled) to form configurations analogous to Another example method for forming example integrated those described above with reference to

Another example method with reference to FIGS . **23-30** . The assemblies and structures discussed above may be Referring to FIG. **23**, the construction **10** is shown at a utilized within integrated circuits (with the term Referring to FIG. 23, the construction 10 is shown at a utilized within integrated circuits (with the term "integrated process stage which may follow the process stage of FIG. circuit" meaning an electronic circuit support circuit" meaning an electronic circuit supported by a semi-
conductor substrate); and may be incorporated into elecexample, memory modules, device drivers, power modules,

communication modems, processor modules, and applica-
tion-specific modules, and may include multilayer, multi-
the first segments. The second segments are vertically
chip modules. The electronic systems may be any of a br chip modules. The electronic systems may be any of a broad spaced from one another by second gaps. Gate-dielectric range of systems, such as, for example, cameras, wireless material is adjacent the charge-storage material. devices, displays, chip sets, set top boxes, games, lighting, s material is adjacent the gate-dielectric material. The vehicles, clocks, televisions, cell phones, personal comput-
material extends vertically along the vert

Unless specified otherwise, the various materials, sub-
stances, compositions, etc. described herein may be formed wordline levels. The wordline levels have primary regions of with any suitable methodologies, either now known or yet to 10 a first vertical thickness, and have terminal projections of a be developed, including, for example, atomic layer deposi-
second vertical thickness which is gr be developed, including, for example, atomic layer deposition (ALD), chemical vapor deposition (CVD), physical tion (ALD), chemical vapor deposition (CVD), physical vertical thickness. The terminal projections include control vapor deposition (PVD), etc.
gate regions. Charge-blocking regions are adjacent the con-

describe materials having insulative electrical properties. 15 Charge-storage regions are adjacent the charge-blocking
The terms are considered synonymous in this disclosure. regions and are vertically spaced from one anot and the term "insulative" (or "electrically insulative") in Channel material extends vertically along the vertical stack other instances, may be to provide language variation within and is adjacent the gate dielectric mate therefore instances to simplify antecedent basis within the claims 20 Some embodiments include a method of forming and that follow, and is not utilized to indicate any significant integrated structure. A vertical stack is that follow, and is not utilized to indicate any significant integrated structure. A vertical stack is formed to include chemical or electrical differences.

coupled" may both be utilized in this disclosure. The terms rial. The first levels are recessed relative to the second levels.
are considered synonymous. The utilization of one term in 25 The second levels have projecting are considered synonymous. The utilization of one term in 25 some instances and the other in other instances may be to some instances and the other in other instances may be to beyond the recessed first levels. The terminal ends have provide language variation within this disclosure to simplify surfaces of the second material. The recessed provide language variation within this disclosure to simplify surfaces of the second material. The recessed first levels antecedent basis within the claims that follow. have surfaces of the first material. Third material i

the drawings is for illustrative purposes only, and the 30 embodiments may be rotated relative to the shown orientaembodiments may be rotated relative to the shown orienta-
tions of the second levels to widen the terminal ends in the terminal ends in some applications. The descriptions provided herein, widened terminal ends are vertica tions in some applications. The descriptions provided herein, widened terminal ends are vertically spaced from one and the claims that follow, pertain to any structures that have another by gaps. Fourth material is formed the described relationships between various features, regard-
less of whether the structures are in the particular orientation 35 a vertical edge. Inner surfaces of the fourth material are less of whether the structures are in the particular orientation 35 of the drawings, or are rotated relative to such orientation.

sections, and do not show materials behind the planes of the along the charge-storage material. Channel material is cross-sections, unless indicated otherwise, in order to sim- 40 formed to extend vertically along the gate

"adjacent" or "against" another structure, it can be directly voids. The conductive levels have primary regions of a first on the other structure or intervening structures may also be vertical thickness, and have terminal present. In contrast, when a structure is referred to as being 45 vertical thickness which is greater than the first vertical "directly on", "directly adjacent" or "directly against" thickness. The first and fourth materia "directly on", "directly adjacent" or "directly against" another structure, there are no intervening structures present. leave second voids. The second voids are extended through The terms "directly under", "directly over", etc., do not the charge-storage material to divide the indicate direct physical contact (unless expressly stated material into vertically-spaced segments.

otherwise), but instead indicate upright alignment. So In compliance with the statute, the subject matter dis-

Structure 50

as " extending vertically" to indicate that the structures generally extend upwardly from an underlying base (e.g., generally extend upwardly from an underlying base (e.g., understood, however, that the claims are not limited to the substrate). The vertically-extending structures may extend specific features shown and described, since t substantially orthogonally relative to an upper surface of the 55 herein disclosed comprise example embodiments. The base, or not.

Some embodiments include an integrated structure which and to be appropriately interpreted in accordance with the includes a vertical stack of alternating insulative levels and doctrine of equivalents. conductive levels. The conductive levels have primary
regions of a first vertical thickness, and have terminal 60 We claim: regions of a first vertical thickness, and have terminal 60 We claim:
projections of a second vertical thickness which is greater 1. An integrated structure, comprising: projections of a second vertical thickness which is greater **1.** An integrated structure, comprising:
than the first vertical thickness. Charge-blocking material is a vertical stack of alternating insulative levels and con than the first vertical thickness. Charge-blocking material is a vertical stack of arranged in vertically-stacked first segments. The first seg-
ductive levels: arranged in vertically-stacked first segments. The first segments are along the conductive levels, and are adjacent the terminal projections. The first segments are vertically spaced 65 vertical thickness, and having terminal projections of a from one another by first gaps. Charge-storage material is second vertical thickness which is great from one another by first gaps. Charge-storage material is second vertical thickness arranged in vertically-stacked second segments. The second vertical thickness; arranged in vertically-stacked second segments. The second

material is adjacent the charge-storage material. Channel material is adjacent the gate-dielectric material. The channel

ers, automobiles, industrial control systems, aircraft, etc.

Unless specified otherwise, the various materials, sub-

ing a vertical stack of alternating insulative levels and

industrial stack of alternating insulative l wordline levels. The wordline levels have primary regions of a first vertical thickness, and have terminal projections of a vapor deposition (PVD), etc.
The terms "dielectric" and "insulative" may be utilized to trol gate regions, and are vertically spaced from one another.

alternating first and second levels. The first levels comprise first material, and the second levels comprise second mate-The terms " electrically connected" and " electrically first material, and the second levels comprise second mate-
upled" may both be utilized in this disclosure. The terms rial. The first levels are recessed relative to t have surfaces of the first material. Third material is formed The particular orientation of the various embodiments in selectively along the second material relative to the first editions is for illustrative purposes only, and the 30 material. The third material extends around the te the drawings, or are rotated relative to such orientation. adjacent the surfaces of the first material. Charge-storage The cross-sectional views of the accompanying illustra-
material is formed to extend vertically along t The cross-sectional views of the accompanying illustra-
tions only show features within the planes of the cross-
edge. Gate-dielectric material is formed to extend vertically plify the drawings.
When a structure is referred to above as being "on", first voids. Conductive levels are formed within the first When a structure is referred to above as being "on", first voids. Conductive levels are formed within the first "adjacent" or "against" another structure, it can be directly voids. The conductive levels have primary region vertical thickness, and have terminal projections of a second vertical thickness which is greater than the first vertical

Structures (e.g., layers, materials, etc.) may be referred to closed herein has been described in language more or less
"extending vertically" to indicate that the structures specific as to structural and methodical featur

-
- the conductive levels having primary regions of a first vertical thickness, and having terminal projections of a

5

10

50

65

- charge-blocking material arranged in vertically-stacked the wordline levels having primary regions of a first
first segments; the first segments being along the con-
vertical thickness, and having terminal projections of a
-
-
-
- vertical length, at least one of the vertical lengths is 15 regions; and
greater than the second vertical thickness
channel material extending vertically along the vertical

2. The integrated structure of claim 1 wherein the vertical stack and being adjacent the gate dielectric material 2.

17. The NAND memory array of claim 16 wherein each

17. The NAND memory array of claim 16 wherein each lengths of each of the second segments is greater than the second vertical thickness. The comprehensive vertical thickness and the vertical thickness and vertical thickness and vertical thickness are conductive core surrounded by

an outer conductive layer, with the conductive core com-
prising a different composition than the outer conductive
conductive layers and the charge-blocking regions.

4. The integrated structure of claim 3 further including 25 conductive cores comprise one or more metals, wherein the high-k dielectric material between the outer conductive outer conductive layers comprise metal nitride, high-k dielectric material between the outer conductive outer conductive layers comprise metal nitride, and wherein layers of the conductive levels and the first segments of the insulative material is a high-k material.

terminal projections of the conductive levels; wherein a third 35
vertical thickness is defined to include the second vertical
thickness in combination with thicknesses of the regions of
charge-storage regions comprise cha thickness in combination with thicknesses of the regions of charge-storage regions comprise charge-trapping material the high-k dielectric material and wherein each of the 21. The NAND memory array of claim 20 wherein the the high-k dielectric material; and wherein each of the 21. The NAND memory array of claim 20 v second segments has a vertical length which is substantially charge-storage regions comprise silicon nitride. 40

7. The integrated structure of claim 1 wherein the channel are within the terminal projections material is flat along the vertical stack . 23. A NAND memory array, comprising:

8. The integrated structure of claim 1 wherei

segments are flat along the first segments.
 19. The integrated structure of claim 1 wherein the insu-45 the wordline levels having primary regions of a first

9. The integrated structure of claim 1 wherein the insu- 45 lative levels comprise voids.

10. The integrated structure of claim 1 wherein the second vertical thickness which is greater than the first insulative levels do not comprise voids.

The vertical thickness; the terminal projections including

11. The integrated structure of claim 1 wherein voids are within one or more of the terminal projections.

12. The integrated structure of claim 1 wherein voids are charge-storage regions adjacent the charge-blocking regions and being vertically spaced from one another,

vertically-stacked first segments of the charge-blocking tically extending linear structure;
material adjacent the charge-storage material adjacent the charge-storage 55

14. The integrated structure of claim 1 wherein the regions; and

rtically-stacked first segments of the charge-blocking channel material extending vertically along the vertical vertically-stacked first segments of the charge-blocking material include laminates of two or more different compo-
stack and being adjacent the gate dielectric material.
sitions, with the compositions joining to one another along 24. The NAND memory array of claim 23 wherein th

15. The NAND memory array of claim 23 wherein an oxynitride, and wherein another of said two or more differ-
15. The NAND memory array of claim 23 wherein another of said two or more differ-
15. The NAND memory array of cl oxynitride, and wherein another of said two or more differ-
entirety of each charge-blocking region comprises a verti-
ent compositions comprises silicon dioxide.
eally extending linear structure.

first segments; the first segments being along the con-
direction of a ductive levels, and being adjacent the terminal projec-
second vertical thickness which is greater than the first ductive levels, and being adjacent the terminal projec-
tions; the first segments being vertically spaced from
vertical thickness: the terminal projections including tions; the first segments being vertically spaced from vertical thickness; the terminal projections including one another by first gaps;

- ontrol gate regions;

charge-storage material arranged in vertically-stacked

second segments; the second segments being algong the

conductive levels, and being adjacent the first seg-

ments; the second segments being ad
- wherein each of the first and the second segments has a gate-dielectric material adjacent the charge-storage werticed length at least one of the wertical lengths is 15 regions; and
	- greater than the second vertical thickness.
The integrated structure of claim 1 wherein the vertical stack and being adjacent the gate dielectric material.

3. The integrated structure of claim 1 wherein each 20 an outer conductive layer, with the conductive core com-
conductive level comprises a conductive core surrounded by prising a different composition than the outer cond prising a different composition than the outer conductive

layer.
4. The integrated structure of claim 3 further including 25 conductive cores comprise one or more metals wherein the

Example the insulative material is a high-k material.

S. The insulative material is a high-k material.

S. The integrated structure of claim 4 wherein the high-k

dielectric material comprises one or more of HfO, HfSiO, 3

the same as the third vertical thickness.
 22. The NAND memory array of claim 16 wherein voids $\frac{1}{2}$. The integrated structure of claim 1 wherein the channel are within the terminal projections.

- a vertical stack of alternating insulative levels and word-
line levels:
- ive levels comprise voids.

10. The integrated structure of claim 1 wherein the second vertical thickness which is greater than the first vertical thickness; the terminal projections including control gate regions;
- thin one or more of the terminal projections.

12. The integrated structure of claim 1 wherein voids are charge-storage regions adjacent the charge-blocking 13. The integrated structure of claim 1 wherein the an entirety of each charge-storage region being a vertically-stacked first segments of the charge-blocking incally extending linear structure;
	-
	-

rtically-extending interfaces. 60 charge-blocking regions are vertically spaced from one
15. The integrated structure of claim 14 wherein one of another.

16. A NAND memory array, comprising: ⁶⁵ 26. The NAND memory array of claim 25 wherein the a vertical stack of alternating insulative levels and word-
vertical length of each charge-blocking region is greater than vertical stack of alternating insulative levels and word-

ine levels:

the second vertical thickness. the second vertical thickness.

27. The NAND memory array of claim 25 wherein the vertical length of each charge-blocking region is equal to the vertical length of each charge-storage region.

28. The NAND memory array of claim 23 wherein the vertical length of each charge-storage region is greater than 5 the second vertical thickness.

29. The NAND memory array of claim 23 wherein a width dimension in the horizontal direction of each chargestorage region is greater than a width dimension in the horizontal direction of each charge-blocking region. 10

30. The NAND memory array of claim 23 wherein a width dimension in the horizontal direction of each chargestorage region is greater than a width dimension in the horizontal direction of each charge-blocking region.

31. The NAND memory array of claim 23 wherein a 15 width dimension in the horizontal direction of each chargestorage region is greater than a width dimension in the horizontal direction of the gate-dielectric region.

* * * * *