

## ( 54 ) ELECTRIC FIELD SENSOR , SYSTEM , AND ( 56 ) References Cited METHOD FOR PROGRAMMING ELECTRONIC DEVICES ON A WAFER U.S. PATENT DOCUMENTS

- (71) Applicant: FREESCALE SEMICONDUCTOR, INC., Austin, TX (US)
- (72) Inventors: Lianjun Liu, Phoenix, AZ (US);<br> **Philippe Bernard Roland Lance**,<br>
Toulouse (FR); **David Joseph Monk**, 2007/0159193 A1\* 7/2007 Min ................<br>
Mesa, AZ (US); **Babak A Taheri**, Phoenix, AZ (US)
- (73) Assignee: NXP USA, Inc., Austin, TX (US) OTHER PUBLICATIONS
- $(*)$  Notice: Subject to any disclaimer, the term of this patent is extended or adjusted under 35 U.S.C. 154(b) by 120 days.
- (21) Appl. No.: 14/850,432
- (22) Filed: Sep. 10, 2015

## (65) **Prior Publication Data**

US 2016/0306007 A1 Oct. 20, 2016

## ( 30 ) Foreign Application Priority Data

Apr. 15, 2015 (WO) .................. PCT/IB2015/000843



- (52) U.S. Cl.<br>CPC .....  $G0IR$  31/2884 (2013.01);  $G0IR$  31/3025 (2013.01);  $G0IR$  31/318511 (2013.01)
- (58) Field of Classification Search CPC ........ G01R 31/2884; G01R 31/318511; G01R 31/3025; G01R 1/07307 USPC . . . . . . . . . . . 324 / 750 . 01 – 765 . 01 See application file for complete search history.

# (12) **United States Patent** (10) Patent No.: US 9,784,787 B2<br>Liu et al. (45) Date of Patent: Oct. 10, 2017  $(45)$  Date of Patent: Oct. 10, 2017



(Continued)

Xin'an, "A novel SOI MOSFET electrostatic field sensor", Journal of Semiconductors, Apr. 2010, pp. 045003-1 to 045003-4, vol. 31, No. 4.

Primary Examiner — Jeff Natalini

(74) Attorney, Agent, or Firm - Charlene R. Jacobsen

## ( 57 ) ABSTRACT

An electric field sensor includes sense and reference cells . The sense cell produces a resistance that varies relative to an intensity of an electric field, and the reference cell produces a resistance that is invariable relative to the intensity of the electric field. An output signal indicative of the intensity of the electric field is determined using the difference between the resistances. A system includes an electric field source that outputs a digital test program as an electric field signal. The system further includes the electric field sensor formed with IC dies on a wafer. The electric field sensor receives the electric field signal. The received electric field signal is converted to the test program , and the test program is stored in memory on the wafer. The electric field source does not physically contact the dies, but can flood an entire surface of the wafer with the electric field signal.

## 14 Claims, 7 Drawing Sheets



## ( 56 ) References Cited

## U.S. PATENT DOCUMENTS



\* cited by examiner

 $\frac{20}{6}$  FIG. 1 WAFER TEST UNIT  $\sim$ 38 -34 MEMORY  $-42$ PROCESSOR  $\bigcup$  40 WAFER DIE MAP  $\begin{array}{|c|c|c|c|c|}\n\hline\n\text{OWER} & \text{DIGHTAL} & \text{GOOD DIES} \text{LOCAL} \\
\hline\n\text{PROGRAM} & \text{PROGRAM} & \text{OOD DIES} \text{LOCAL} & \text{OOD} \text{DIES} \\
\hline\n\end{array}$ PROGRAM **SOURCE**  $\overline{\mathcal{F}^{\text{PWR}}}$  | PWR(MOD). - 28 PROBE CARD 74  $56 P_{\rm B}$ ELECTRIC | PROBE<br>FIELD | ELEMENT ELEMENT(S)  $\overline{46}$ **SOURCE**  $44$ 74  $54$  PWR | PWR(MOD) - $58 \sim$  48  $24 \searrow$  S<sub>EF</sub>  $\mathbf{L}$ i.  $\mathbf{L}$ | CMOS WAFER  $\mathbf{r}$ i.  $-52$  $22 \cdot 60 \sim 32$  IC DIE ELECTRIC  $\overline{66}$  FIELD SENSOR  $-V<sub>o</sub>$  $62 \left( \begin{array}{c} 62 \end{array} \right)$ **BIST** PROCESSOR -64  $-68$ MEMORY FUNCTIONAL DIGITAL TEST<br>PROGRAM RESULT **CIRCUITRY** PROGRAM  $-40$  $-72$ 

# FIG . 2







FIG . 4



 $FIG. 5$ 





150









# ELECTRONIC DEVICES ON A WAFER

The present invention relates generally to integrated cir-<br>
its. More specifically, the present invention relates to an <br>
DETAILED DESCRIPTION cuits. More specifically, the present invention relates to an electric field sensor, a system, and a method for programming electronic devices on a wafer for wafer level testing. 10 In overview, embodiments of the present invention entail

test (e.g., an IC die). A primary aspect of the communication devices, e.g., the electric field sensors. This electric field is to download a test program from the test to each IC die 20 signal is converted back to the te is to download a test program from the tester to each IC die  $20$  signal is converted back to the test program and the test<br>on the wafer and then receive the test results to determine program is stored in association with on the wafer and then receive the test results to determine program is stored in association with each of the IC dies. By<br>whether the IC die under test is a good die or a had die utilizing an electric field programming app

self-test (BIST) mechanism or function. A BIST function or without the need for communication between the tester and<br>mechanism permits an IC die to verify all or a portion of the 25 each individual IC die. Accordingly, tes mechanism permits an IC die to verify all or a portion of the 25 each individual IC die. Accordingly, test time and cost can<br>internal functionality of the IC die. Inclusion of a BIST can be dramatically reduced. Furthermor internal functionality of the IC die. Inclusion of a BIST can reduce reliance upon and/or the complexity of external test equipment, thereby reducing test costs. For example, with program with built-in self-test (BIST) functionality, wafer<br>the inclusion of the BIST mechanism at each IC die, a test level testing/probing of the IC dies can be c the inclusion of the BIST mechanism at each IC die, a test level testing/probing of the IC dies can be carried out<br>program downloaded from the tester may simply initiate 30 without indexing or stepping the tester between e program downloaded from the tester may simply initiate  $30$  without indexing or s<br>execution of the BIST, receive the test result  $(e.g., pass/fail)$  IC dies on the wafer. execution of the BIST, receive the test result (e.g., pass/fail) IC dies on the wafer.<br>
In the wafer that result back to the The instant disclosure is provided to further explain in an

level testing is becoming faster due to a reduction in 35 dance with the present invention. The disclosure is further communication between the tester and the devices under offered to enhance an understanding and appreciat communication between the tester and the devices under offered to enhance an understanding and appreciation for the test. However, wafer level testing typically entails a process inventive principles and advantages thereof test. However, wafer level testing typically entails a process inventive principles and advantages thereof, rather than to of die-by-die programming and testing in which a probe of limit in any manner the invention. The in of die-by-die programming and testing in which a probe of<br>the invention. The invention is defined<br>the tester must index or step between each of the IC dies on solely by the appended claims including any amendments the tester must index or step between each of the IC dies on solely by the appended claims including any amendments the wafer. The process of indexing or stepping between each 40 made during the pendency of this applicatio the wafer. The process of indexing or stepping between each 40 made during the pendency of this application and all equiva-<br>of the IC dies on the wafer to perform die-by-die program-<br>lents of those claims as issued. It sho of the IC dies on the wafer to perform die-by-die program-<br>ming and testing is still undesirably time consuming and stood that the use of relational terms, if any, such as first and ming and testing is still undesirably time consuming and stood that the use of relational terms, if any, such as first and costly. Therefore, a need exists in the art of wafer level second, top and bottom, and the like are costly. Therefore, a need exists in the art of wafer level second, top and bottom, and the like are used solely to testing to increase the speed of testing and thereby decrease distinguish one from another entity or action testing to increase the speed of testing and thereby decrease the costs associated with testing.

may be derived by referring to the detailed description and 50 accordance with an embodiment. IC dies 22 may encompass claims when considered in connection with the Figures, microprocessors, microcontrollers, static random wherein like reference numbers refer to similar items memory (RAM), and other digital logic circuits fabricated in throughout the Figures, the Figures are not necessarily accordance with complementary metal-oxide-semicondu

1:

cell of an electric field sensor that may be implemented in 1, wafer 24 is represented by a rectangle and the multiple IC<br>the system of FIG. 1;<br>the system of FIG. 1;

FIG. 5 shows a simplified side sectional view of a 65 appear to be stacked one on top of the other. It should be reference cell of an electric field sensor that may be imple-<br>readily apparent to those skilled in the art th reference cell of an electric field sensor that may be imple-<br>mented in the art that IC dies 22 are<br>mented in the system of FIG. 1;<br>not formed in a stacked relationship on a rectangular wafer

**ELECTRIC FIELD SENSOR, SYSTEM, AND** FIG. 6 shows a block diagram of a Wheatstone bridge<br>METHOD FOR PROGRAMMING circuit that may be formed using the sense and reference circuit that may be formed using the sense and reference cells of the electric field sensor:

FIG. 7 shows a flowchart of a wafer test process; and TECHNICAL FIELD OF THE INVENTION <sup>5</sup> FIG. **8** shows a flowchart of a electric field programming<br>process executed in connection with the wafer test process.

BACKGROUND OF THE INVENTION an electric field sensor, a system, and methodology for programming integrated circuit (IC) dies formed on or in a wafer. The system includes an electric field source located Wafer level probing and/or wafer level chip scale package<br>
(WLCSP) testing of a complimentary metal-oxide-semicon-<br>
ductor (CMOS) wafer containing a plurality of integrated<br>
ductor (CMOS) wafer containing a plurality of in whether the IC die under test is a good die or a bad die. utilizing an electric field programming approach, all of the<br>IC dies on the wafer can be programmed concurrently IC dies are increasingly being fabricated with a build-in IC dies on the wafer can be programmed concurrently<br>If-test (BIST) mechanism or function. A BIST function or without the need for communication between the tester a electric field programming approach for download of a test program with built-in self-test (BIST) functionality, wafer

tester.<br>
Thus, with the inclusion of a BIST mechanism, wafer tion, of making and using various embodiments in accor-Thus, with the inclusion of a BIST mechanism, wafer tion, of making and using various embodiments in accor-<br>vel testing is becoming faster due to a reduction in 35 dance with the present invention. The disclosure is furthe 45 essarily requiring or implying any actual such relationship or order between such entities or actions.

BRIEF DESCRIPTION OF THE DRAWINGS Referring now to FIG. 1, FIG. 1 shows a block diagram of a system 20 for remote programming and testing inte-A more complete understanding of the present invention grated circuit ( IC ) dies 22 formed on or in a wafer 24 in accordance with complementary metal-oxide-semiconducdrawn to scale, and: tor (CMOS) process technology. IC dies 22 may further FIG. 1 shows a block diagram of a system for program- 55 encompass some analog circuits such as CMOS image FIG. 1 shows a block diagram of a system for program- 55 encompass some analog circuits such as CMOS image ming and testing integrated circuit (IC) dies formed on or in sensors, data converters, radiofrequency (RF) transce a wafer in accordance with an embodiment;<br>FIG. 2 shows a simplified top view of the wafer of FIG. CMOS process technology, IC dies 22 of wafer 24 use a CMOS process technology, IC dies 22 of wafer 24 use a combination of p-type and n-type metal-oxide-semiconduc-<br>tor field-effect-transistors (MOSFETs) to implement logic FIG. 3 shows a simplified side view of a probe card of the 60 tor field-effect-transistors (MOSFETs) to implement logic<br>system and a wafer under test;<br>FIG. 4 shows a simplified side sectional view of a sense For simplicity

the system of FIG. 1; dies 22 are represented by a series of three rectangles that FIG. 5 shows a simplified side sectional view of a  $65$  appear to be stacked one on top of the other. It should be not formed in a stacked relationship on a rectangular wafer

a probe card 28, and a plurality of subsystems 32 formed on field signal 58, labeled  $S_{EF}$ , corresponding to binary code wafer 24. Wafer test unit 26 may be a conventional tester, 5 56. Electric field signal 58 is emitte wafer 24. Wafer test unit 26 may be a conventional tester,  $\frac{1}{5}$  sometimes referred to as a wafer prober, used to test intesometimes referred to as a wafer prober, used to test inte-<br>grated circuits. Wafer test unit 26 can include one or more sity that varies in accordance with binary code 56. In some processors 34, one or more power sources 36, and a memory embodiments, electric field source 44 can include only one element 38. In general, processor 34 may control the opera-electrode of a size sufficient to flood the en element 38. In general, processor 34 may control the operation of probe card 28 and power source 36. Processor 34 may tion of probe card 28 and power source 36. Processor 34 may 10 other embodiments, electric field source 44 can include additionally, or alternatively, enable access to and from more than one electrode so that electric fiel additionally, or alternatively, enable access to and from more than one electrode so that electric field signal 58 may memory element 38. Those skilled in the art will recognize be output from the multiple electrodes, in a memory element 38. Those skilled in the art will recognize be output from the multiple electrodes, in a serial or parallel that wafer test unit 26 can include a variety of functional manner, to collectively flood the entir elements and mechanisms for loading and unloading wafer<br>24 onto a wafer chuck, pattern recognition optics for suitably 15 series of dashed lines to indicate its communication to wafer 24 onto a wafer chuck, pattern recognition optics for suitably 15 aligning wafer 24 on the wafer chuck, and so forth. Details aligning wafer 24 on the wafer chuck, and so forth. Details 24 via non-physical contact. Again by way of example, the of these additional functional elements and mechanisms will output electric field (i.e., electric field of these additional functional elements and mechanisms will output electric field (i.e., electric field signal 58) may include not be explained in any greater extent than that considered two intensities or magnitudes, wher

Memory element 38 may have a digital test program 40 code 56 as a sequence of pulses of the electric field (e.g., ON and a wafer die map 42, sometimes referred to as a wafer-<br>and OFF pulses) to generate electric field sign and a wafer die map 42, sometimes referred to as a wafer-<br>map, stored therein. As will be discussed in significantly be understood however, that digital test program 40 may be greater detail below, digital test program  $40$  is used by 25 system  $20$  to test IC dies  $22$  on wafer  $24$ . Information system 20 to test IC dies 22 on wafer 24. Information from electric field source 44 as electric field signal 58.<br>regarding those IC dies 22 that are good, i.e., passing, may Each of subsystems 32 includes an electric field be stored in wafer die map 42 along with their locations on formed with its associated IC die 22, a processor 62 in wafer 24. Wafer die map 42 may be used to categorize the communication with electric field sensor 60, and wafer 24. Wafer die map 42 may be used to categorize the passing and non-passing IC dies 22 by making use of bins. 30 element 64 in communication with processor 62. Electric A bin can then be identified as containing good dies or as field sensor 60 is adapted to detect and receive electric field containing bad dies. Wafer die map 42 can then be sent to signal 58. In operation, electric field s containing bad dies. Wafer die map 42 can then be sent to signal 58. In operation, electric field sensor 60 can sense, for subsequent die handling equipment which only picks up the example, the sequence of pulses of the el passing IC dies 22 by selecting the bin number of the good ON and OFF pulses) of electric field signal 58. Electric field IC dies 22. In other systems, non-passing IC dies 22 may be 35 sensor 60 may include MOSFETs arrange marked with a small dot of ink in the middle of the dies in sense cells and reference cells in a Wheatstone bridge circuit<br>lieu of wafer die map 42. When ink dots are used, vision configuration. As such, electric field sen lieu of wafer die map 42. When ink dots are used, vision systems on subsequent die handling equipment can dissystems on subsequent die handling equipment can dis-<br>qualify the IC dies 22 by recognizing the ink dot.<br>ing IC dies 22. In an embodiment, the Wheatstone bridge

System 20 is particularly configured to enable non-contact 40 circuit varies its output voltage in response an electric field,<br>communication of digital test program 40 from wafer test e.g., electric field signal 58. Electr is coupled to probe card 28. However, IC dies 22 must be Electric field sensor 60 can decode the sensed electric<br>energized prior to communication of digital test program 40 field signal 58 and communicate electric field si energized prior to communication of digital test program 40 field signal 58 and communicate electric field signal 58 as and from wafer test unit 26 to wafer 24. Thus, at least one probe 45 output voltage 66, labeled  $V_o$ , from wafer test unit 26 to wafer 24. Thus, at least one probe 45 output voltage 66, labeled  $V_o$ , to processor 62. In an element 46 is additionally coupled to probe card 28. Probe embodiment, output voltage 66 corresponds element 46 is configured for touch down on at least one code 56. As such, processor 62 can convert or otherwise probe pad 48 on wafer 24. Probe pad 48, in turn, may be determine digital test program 40 from output voltage interconnected with one or more IC dies 22 via electrically Accordingly, processor 62, in cooperation with electric field<br>conductive traces 52 to provide power to IC dies 22. As 50 sensor 60, is adapted to convert electric conductive traces 52 to provide power to IC dies 22. As 50 such, source power 54, labeled PWR, can be provided from such, source power 54, labeled PWR, can be provided from digital test program 40. Thereafter, processor 62 communi-<br>power source 36 to each of IC dies 22 on wafer 24 via probe cates digital test program 40 to memory elemen power source 36 to each of IC dies 22 on wafer 24 via probe cates digital test program 40 to memory element 64, where element 46, probe pad 48 and conductive traces 52 in order digital test program 40 is stored.

After IC dies  $22$  are energized, subsystems  $32$  (one each 55 of which is associated with one each of IC dies  $22$ ), can be of which is associated with one each of IC dies 22), can be with electric field signal 58. Thus, each of subsystems 32 programmed and IC dies 22 may be tested. In an embodi-<br>concurrently receives electric field signal 58, programmed and IC dies 22 may be tested. In an embodi-<br>ment, processor 34 accesses digital test program 40 from tric field signal 58 to digital test program 40, and stores memory element 38 and converts digital test program 40 digital test program 40 in memory element 64 of its corre-<br>into a sequence of signals that are representative of digital 60 sponding IC die 22. Consequently, digital t into a sequence of signals that are representative of digital 60 test program 40. By way of example, digital test program 40 can be loaded to all of IC dies 22 on wafer 24 in parallel via<br>may be converted to its corresponding binary code, in the a remote electric field programming appro may be converted to its corresponding binary code, in the a remote electric field programming approach with electric<br>form of binary digits (e.g., 0's and 1's). This series of binary field sensors 60 being the receiving ele form of binary digits (e.g., 0's and 1's). This series of binary field sensors 60 being the receiving elements without the digits is referred to herein as binary code 56, and is labeled need for physical communication fro digits is referred to herein as binary code 56, and is labeled need for physical communication from wafer test unit 26 on  $P_B$  in FIG. 1.

 $P_B$  in FIG. 1.<br>Binary code 56 can be communicated from wafer test unit<br>26 to electric field source 44. Electric field source 44 does Additionally, each of IC dies 22 may include a built-in

4

24. Rather the multiple IC dies 22 of wafer 24 are laterally and physically contact IC dies 22 of wafer 24. Instead, spaced from one another relative to the plane of wafer 24. electric field source 44 can include an electr that outputs an electric field, referred to herein as an electric sity that varies in accordance with binary code 56. In some embodiments, electric field source 44 can include only one

two intensities or magnitudes, where one intensity corresponds to a "0" in binary code 56 and another intensity necessary for the understanding and appreciation of the sponds to a "0" in binary code 56 and another intensity<br>underlying concepts of the examples set forth herein and in 20 corresponds to a "1" in binary code 56. In an e der not to obscure or distract from the teachings herein. embodiment, electric field source 44 can modulate binary<br>Memory element 38 may have a digital test program 40 code 56 as a sequence of pulses of the electric field be understood however, that digital test program 40 may be converted into any suitable code that is thereafter output

embodiment, output voltage 66 corresponds with binary

to energize the circuitry of IC dies 22. In accordance with a particular embodiment, electric field<br>After IC dies 22 are energized, subsystems 32 (one each 55 source 44 is configured to flood an entire surface of wafer 24 tric field signal  $58$  to digital test program 40, and stores

order to determine the functionality of its associated IC die located within an area circumscribed by scribe lines 76.<br>22. By way of example, BIST mechanism 70 functions to However, scribe lines 76 may have a predetermined verify all or a portion of the internal functionality of its  $\bar{s}$  that permits subsystems 32 and/or conductive traces 52 corresponding IC die 22 and produce a test result 72 of that (shown in FIG. 1) to be located withi functionality. Thus, BIST mechanism 70 can be imple-<br>method in the same spectrum of the manufacturing process.<br>testing. Thus, prior to dicing, mented to perform faster, less-expensive integrated circuit<br>testing the manufac

minimal set of instructions for initiating execution of BIST element 64 (FIG. 1) associated with it. It should be under-<br>mechanism 70, receiving and storing test result 72 in stood that various alternative subsystem config mechanism 70, receiving and storing test result 72 in memory element 64, and thereafter communicating test result 72 to wafer test unit 26. In an embodiment discussed 15 below, processor  $62$  may modulate source power  $54$  in below, processor 62 may modulate source power 54 in of the IC dies 22 on wafer 24 and communicate its output via accordance with test result 72 to produce modulated source conductive lines (not shown) to a plurality subsys accordance with test result 72 to produce modulated source conductive lines (not shown) to a plurality subsystems power 74, labeled PWR(MOD). Modulated source power 74 associated with the subset of IC dies 22, where each o power 74, labeled PWR(MOD). Modulated source power 74 associated with the subset of IC dies 22, where each of the containing test result 72 can then be returned to wafer test subsystems includes one of processors 62 and me containing test result 72 can then be returned to wafer test subsystems includes one of processors 62 and memory unit 26 via probe element 46.

FAIL result. In an embodiment, modulated source power 74 multiple probe pads 48, each of which can communicate may be produced by modulating the voltage of source power source power 54 (FIG. 1) to a subset of IC dies 22. 54 provided to IC dies 22. For example, the voltage may be<br>modulated to produce one voltage magnitude for a PASS 25 system 20 (FIG. 1) and wafer 24 under test. Wafer 24 is modulated to produce one voltage magnitude for a PASS 25 system 20 (FIG. 1) and wafer 24 under test. Wafer 24 is result and a different voltage magnitude for a FAIL result. In shown with a number of IC dies 22 formed there result and a different voltage magnitude for a FAIL result. In another embodiment, processor 62 may modulate the current another embodiment, processor  $62$  may modulate the current each IC die  $22$  includes functional circuitry  $68$  (FIG. 1), of source power  $54$  in accordance with test result 72 to BIST mechanism 70 (FIG. 1), and one of su produce a modulated source power 74. By way of example, the current may be modulated to produce higher current 30 receiving electric field signal 58 . Probe elements 46 are (e.g., higher power) for a PASS result and a lower current coupled to probe card 28. Probe elements 46 touch down (e.g., lower power) for a FAIL result. Modulated source onto probe pads 48 formed on wafer 24 to provide sou (e.g., lower power) for a FAIL result. Modulated source onto probe pads 48 formed on wafer 24 to provide source power 74 containing test result 72 can then be return to power 54 (FIG. 1). Although only two probe elements 4 power 74 containing test result 72 can then be return to power 54 (FIG. 1). Although only two probe elements 46 are value wafer test unit 26 via probe element 46.

Accordingly, execution of each digital test program 40, 35 provided on probe card 28.<br>loaded to all of IC dies 22 on wafer 24 in parallel via a<br>remote electric field programming approach, controls opera-<br>voltage source 80, remote electric field programming approach, controls opera-<br>tion of BIST mechanism 70 on each IC die 22. Therefore, all electrode 84. Voltage source 80 has a first terminal 86 and a tion of BIST mechanism 70 on each IC die 22. Therefore, all electrode 84. Voltage source 80 has a first terminal 86 and a IC dies 22 on wafer 24 can be tested and probed without the second terminal 88. Second terminal 88 m need for wafer test unit 26 to program each IC die 22 with 40 coupled to a wafer chuck 90 to which wafer 24 is coupled.<br>digital test program 40 individually in series, without Additionally, second terminal 88 and wafer chu ally in series, and without requiring physical die-by-die<br>indexing of probe element 46 to receive test result 72. Thus,<br>electric field signal 58 without physically contacting IC dies<br>each of IC dies 22 may be tested in par significantly reduce test time for an entire wafer 24 and any suitable quantity of electrodes 84 may be provided on therefore significantly reduce test costs.

on or in which IC dies 22 are formed. Each of IC dies 22 can<br>include functional circuitry 68, BIST mechanism 70, and 50 digital test program 40 into a sequence of signals that are include functional circuitry  $68$ , BIST mechanism 70, and  $50$  subsystem 32. Additionally, wafer 24 can include probe pad subsystem 32. Additionally, wafer 24 can include probe pad representative of digital test program 40. By way of 48 located in an unused portion of wafer 24, such as at an example, digital test program 40 may be converted t 48 located in an unused portion of wafer 24, such as at an example, digital test program 40 may be converted to its outer periphery of wafer 24. Conductive traces 52 (FIG. 1), corresponding binary code 56, in the form of b outer periphery of wafer 24. Conductive traces 52 (FIG. 1), corresponding binary code 56, in the form of binary digits as well as other unspecified interconnections, are not shown (e.g., 0's and 1's). Control electronics 8 for simplicity. Wafer 24 includes only a few IC dies 22 for 55 circuitry 94 for converting binary code 56 into electric field simplicity of illustration. Those skilled in the art will rec-<br>signal 58. Again by way of exampl simplicity of illustration. Those skilled in the art will rec-<br>
ognize that a single wafer can include hundreds, thousands, may switch to first terminal 86 of voltage source 80 to ognize that a single wafer can include hundreds, thousands, may switch to first terminal  $86$  of voltage source  $80$  to or even tens of thousands of individual IC dies  $22$ .

surface 78 of wafer 24. A first set of scribe lines 76 may  $60$  extend parallel to one another in one direction, i.e., horiextend parallel to one another in one direction, i.e., hori-<br>
ground 92 for each binary digit "0." Accordingly, electric<br>
contally across a surface 78 of wafer 24. Another set of field signal 58 is produced by variably sw scribe lines 76 may extend substantially parallel to one between predetermined voltage 96 and ground 92 in accor-<br>another across surface 78 of wafer 24 in a different direction dance with binary code 56. Thus, electric fie another across surface 78 of wafer 24 in a different direction dance with binary code 56. Thus, electric field source 44 or substantially orthogonal to the first set of scribe lines 76. 65 floods the entire surface 78 of w or substantially orthogonal to the first set of scribe lines 76. 65 Scribe lines 76 may form substantially square or rectangular

6

self-test (BIST) mechanism 70, or BIST processor. BIST Scribe lines 76 can be used to separate each of IC dies 22 mechanism 70 permits each of IC dies 22 to test itself in after fabrication. In an example, each subsystem 3 after fabrication. In an example, each subsystem 32 is

In a wafer level testing scenario, processor 62 functions as 10 scribed by scribe lines 76 to emphasize that each IC die 22 a BIST controller and digital test program 40 includes a may have electric field sensor 60, proces be envisioned. For example, one electric field sensor 60 may<br>be associated with more than one IC die 22 but less than all it 26 via probe element 46. 20 elements 64. Furthermore, a single probe pad 48 is shown<br>In one example, test result 72 may be a simple PASS or for simplicity of illustration. However, wafer 24 can include for simplicity of illustration. However, wafer 24 can include

BIST mechanism 70 (FIG. 1), and one of subsystems 32 (FIG. 1) that includes electric field sensor 60 (FIG. 1) for

erefore significantly reduce test costs. probe card 28 to flood an entirety of surface 78 of wafer 24 FIG. 2 shows a simplified top view of wafer 24 of FIG. 1 with electric field signal 58.

or even tens of thousands of individual IC dies 22. provide a predetermined voltage 96, labeled  $V_s$ , for each IC dies 22 are separated by scribe lines 76 formed in a binary digit "1". Additionally, switching circuitry 94 binary digit "1". Additionally, switching circuitry 94 may switch to second terminal 88 of voltage source 80 shorted to Scribe lines 76 may form substantially square or rectangular signal 58 to enable parallel programming of all of IC dies 22 areas, each of which define IC die 22 or semiconductor chip. on wafer 24 via a remote electric fiel on wafer 24 via a remote electric field programming approach. Although control electronics 82 is shown with from gate region 108 of sense cell 100. Thereafter, gate<br>only switching circuitry 94, control electronics 82 may region 108 may be considered a floating gate.<br>additio

mented in system 20 (FIG. 1) and FIG. 5 shows a simplified the illustrated embodiment, reference cell 102 is constructed side view of a reference cell 102 of electric field sensor 60. on a p-type substrate 136, with source As mentioned previously, sense cell 100 and reference cell 10 region 130, and resistance channel 134 being manufactured 102 may be MOSFET devices that are readily fabricated in in an n-type well, or n-well 138. An oxide la 102 may be MOSFET devices that are readily fabricated in in an n-type well, or n-well 138. An oxide layer 140 is accordance with the process flow for constructing IC dies 22 interposed between gate region 132 and resistanc (FIG. 1). In an example, sense and reference cells 100, 102 134. A source electrode 142 extends from an exterior surface are p-type MOSFET devices. However, in alternative 144 of oxide layer 140 and through oxide layer 140 are p-type MOSFET devices. However, in alternative 144 of oxide layer 140 and through oxide layer 140 to embodiments, sense and reference cells 100, 102 may be 15 electrically couple with source region 128. Similarly, a dr embodiments, sense and reference cells 100, 102 may be 15 electrically couple with source region 128. Similarly, a drain n-type MOSFET devices. FIGS. 4 and 5 are illustrated using electrode 146 extends from exterior surfac various shading and/or hatching to distinguish the different oxide layer 140 to electrically couple with drain region 132.<br>
elements of sense and reference cells 100, 102, as will be Unlike sense cell 100, however, referen

includes a source region 104 ( $P+$ ), a drain region 106 ( $P+$ ), coupled to ground 92, reference cell 102 produces a resistance channel 110 electrically tance that is substantially invariable relative to the intensity interconnects source region 104 with drain region 106. In the of electric field signal 58. The difference between the illustrated embodiment, sense cell 100 is constructed on a 25 resistance produced at sense cell 100 and illustrated embodiment, sense cell  $100$  is constructed on a 25 p-type substrate 112, with source region 104, drain region p-type substrate 112, with source region 104, drain region 102 can be used to determine the intensity of electric field 106, and resistance channel 110 being manufactured in an signal 58. 106, and resistance channel 110 being manufactured in an signal 58.<br>
n-type well, or n-well 114. An oxide layer 116 is interposed FIG. 6 shows a block diagram of a Wheatstone bridge<br>
between gate region 108 and resistance surface 120 of oxide layer 116 and through oxide layer 116 two sense cells 100 (shown generally in dotted line form) to electrically couple with source region 104. Similarly, a and two reference cells 102 (shown generally to electrically couple with source region 104. Similarly, a and two reference cells 102 (shown generally in dotted line metalized drain electrode 122 extends from exterior surface form) are connected to define Wheatstone b 120 and through oxide layer 116 to electrically couple with A first sense cell 100 is labeled 100A and a first reference drain region 106.

A portion of oxide layer 116 bounded by source and drain in combination with the reference numerals to identify the electrodes 118, 112 and in direct contact with resistance particular features of first sense cell 100A and channel 110 forms gate region 108. However, sense cell 100 cell 102A. Likewise, a second sense cell 100 is labeled 100B lacks a metalized gate electrode covering resistance channel and a second reference cell 102 is labele 110. Instead, gate region 108, as a gate oxide layer, and 40 the letter "B" is utilized in combination with the reference resistance channel 110 are exposed directly to electric field numerals to identify the particular features of second sense signal 58 (FIG. 3). Electric field signal 58 penetrates resis-<br>cell 100B and second reference cell tance channel 110 thus causing the thickness of resistance<br>channel First sense cell 100A and first reference cell 102A are<br>channel 110 and hence, the channel resistance of channel serially connected in a first half 152 of 110, to change with the electric field. Accordingly, sense cell 45 circuit 150. More specifically, source electrode 118A for first 100 produces a resistance which varies in accordance with sense cell 100A is connected to a 100 produces a resistance which varies in accordance with sense cell 100A is connected to a first terminal 154 of a an intensity of electric field signal 58. It is this variable constant voltage source 156, labeled  $V_p$ . an intensity of electric field signal 58. It is this variable constant voltage source 156, labeled  $V_D$ . Drain electrode resistance that may be utilized to determine digital program 122A for first sense cell 100A is conne 40 (FIG. 3) from electric field signal  $58$ , as will be discussed

3) may have surface charges that can cause variation in the Second reference cell 102B and second sense cell 102B resistance of resistance channel 110. Oxide layer 116 may be are serially connected in a second half 160 of resistance of resistance channel 110. Oxide layer 116 may be are serially connected in a second half 160 of Wheatstone coplanar with surface 78 of wafer 24. Accordingly, sense cell bridge circuit 150. More specifically, so 100 further includes a grounding element 124, e.g. a met- 55 for second reference cell 102B is connected to first terminal alized ground electrode, formed on oxide layer 116 at 154 of constant voltage source 156 and to sou alized ground electrode, formed on oxide layer 116 at exterior surface 120. Grounding element 124 is selectively coupled to a common return path, i.e., ground 92, via a second reference cell 102B is connected to source electrode switching feature 126. Switching feature 126 can include a 118B for second sense cell 100B, and drain elec suitable combination of switching and control circuitry. In 60 for second sense cell 100B is connected to second terminal<br>an embodiment, grounding element 124 is at least briefly 158 of constant voltage source 156 and to s an embodiment, grounding element 124 is at least briefly 158 of constant voltage source 15 coupled to ground 92 via switching feature 126 and then 146A of first reference cell 102A. coupled to ground 92 via switching feature 126 and then 146A of first reference cell 102A.<br>decoupled from ground prior to detection of the resistance of First sense cell 100A produces a first resistance 162,<br>resistance cha These coupling and decoupling operations using switching 65 feature 126 effectively bleed off, i.e., remove, surface charges from surface 78 of wafer 24, and more critically

noise and/or other components for assuring output of electric 102 is similar to sense cell 100. As such, reference cell 102 field signal 58.<br>
<sup>5</sup> includes a source region 128 (P+), a drain region 130 (P+), Referring to FIGS. 4-5, FIG. 4 shows a simplified side a gate region 132, and a resistance channel 134 electrically<br>view of a sense cell 100 of electric field sensor 60 imple-<br>merconnecting source region 128 with drain reg on a p-type substrate 136, with source region 128, drain interposed between gate region 132 and resistance channel

utilizing current and upcoming CMOS process techniques. 20 Gate electrode 148 is coupled to a common return path, i.e.,<br>With particular reference to FIG. 4, sense cell 100 ground 92. Due to the presence of gate electrode 1

ain region 106.<br>A portion of oxide layer 116 bounded by source and drain in combination with the reference numerals to identify the particular features of first sense cell 100A and first reference cell 102A. Likewise, a second sense cell 100 is labeled 100B

122A for first sense cell 100A is connected to source electrode 142A for first reference cell 102A, and drain below. 50 electrode 146A for first reference cell 102A is connected to<br>In some instances, surface 78 (FIG. 3) of wafer 24 (FIG. a second terminal 158 of constant voltage source 156.

bridge circuit 150. More specifically, source electrode 142B for second reference cell 102B is connected to first terminal 118A of first sense cell 100A. Drain electrode 146B for 118B for second sense cell 100B, and drain electrode 122B for second sense cell 100B is connected to second terminal

feature 166, isoletical R3. And, second reference cell<br>102B produces a fourth resistance 168, labeled R4. As

resistances 162, 166) of first and second sense cells 100A, PASS or FAIL. Modulated source power 74 can be commu-<br>100B vary in accordance with the intensity of electric field nicated from wafer 24 to wafer test unit 26. Th 100B vary in accordance with the intensity of electric field nicated from wafer 24 to wafer test unit 26. The PASS/FAIL signal 58 (FIG. 3). However, the resistances (e.g., second state of each IC die 22 may subsequently be signal 58 (FIG. 3). However, the resistances (e.g., second state of each IC die 22 may subsequently be recorded in and fourth resistances  $164.168$ ) of first and second reference 5 wafer die map 42. Following block 180, w and fourth resistances 164, 168) of first and second reference  $\frac{5}{5}$  water die map 42. Following block 180, water cells 102A  $\frac{102A}{102B}$  are substantially invariable relative to the is complete and wafer test proc cells 102A, 102B are substantially invariable relative to the<br>intensity of electric field signal 58. Accordingly, in Wheatherman and S. FIG. 3 shows a flowchart<br>stone bridge circuit 150, output voltage 66 V is the of an el stone bridge circuit 150, output voltage 66,  $V_{\text{O}}$ , is the of an electric field programming process 182 executed in difference between point A and point B in Wheetstone bridge connection with wafer test process 170 (F difference between point A and point B in Wheatstone bridge circuit  $150$ , as follows:

$$
V_O = V_B - V_A = \frac{R3}{R4+R3} V_D - \frac{R2}{R2+R1} V_D
$$

first and third resistances  $162$ ,  $166$  relative to the substan- 20 and OFF pulses), corresponding to binary code 56 of digital tially invariable second and fourth resistances  $164$ ,  $168$ . In test program 40. an embodiment, output voltage 66 varies in accordance with In response to the transmission of electric field signal 58 binary code 56 discussed in connection with FIG. 3. Fur-<br>at block 186, electric field signal 58 is dete thermore, implementation of Wheatstone bridge circuit 150 received at) each of electric field sensors 60, and more can cancel error that may be present in output voltage 66 due 25 particularly sense cells 100 (FIG. 4) embe

system 20 during, for example, wafer manufacturing. Wafer test process 170 provides a generalized description of the 30 block 192 and electric field programming process 182 ends.<br>
operations for implementing a contactless electric field Thus, the outcome of electric field program dies 22 on wafer 24. Furthermore, wafer test process 170 all IC dies 22 on wafer 24 that were identified as being combines the electric field programming approach for down-<br>"good" (i.e., not having a short circuit). This d load of a test program with built-in self-test (BIST) mecha-35 nism 70 within each of IC dies 22 in order to perform wafer nism 70 within each of IC dies 22 in order to perform wafer<br>level testing/probing of IC dies 22 without indexing or<br>stepping wafer test unit 26 between each of IC dies 22 on<br>wafer and blocks depicted in FIGS. 7 and 8 may b

probe element(s) 46 to probe pad(s) 48 of wafer 24, loaded of the process blocks depicted in FIGS. 7 and 8 may be onto wafer chuck 90 (FIG. 3), is performed. Thus, source modified, while achieving substantially the same r power 54 is supplied to wafer 24 and to constant voltage Accordingly, such modifications are intended to be included<br>source 156 (FIG. 6) is provided to Wheatstone bridge circuit within the scope of the inventive subject ma 152 (FIG. 6) of electric field sensor 60. Wafer test process 45 Thus, an electric field sensor, a system, and methodology 170 continues at a block 174. At block 174, surface charges for programming integrated circuit (IC) 170 continues at a block 174. At block 174, surface charges for programming integrated circuit (IC) dies formed on or in are removed from surface 78 of wafer 24. Referring briefly a wafer have been described. An embodiment are removed from surface 78 of wafer 24. Referring briefly a wafer have been described. An embodiment of an electric to FIG. 4, ground element 124 of sense cell(s) 100 is coupled field sensor comprises a sense cell adapted to ground 92 to remove, or otherwise bleed off, surface resistance which varies in accordance with an intensity of an charges from exterior surface 120 of oxide layer 116, and 50 electric field, the sense cell including a charges from exterior surface 120 of oxide layer 116, and  $\frac{100}{100}$  more critically from gate region 108 of sense cell(s) 100. more critically from gate region 108 of sense cell(s) 100. wherein the grounding element is coupled to ground prior to Thereafter, ground element 124 is decoupled from ground detection of the first resistance and following Thereafter, ground element 124 is decoupled from ground detection of the first resistance and following coupling, the 92 so that gate region 108 is now a floating gate oxide layer. grounding element is decoupled from groun

of surface charges at block 174, a block 176 is performed. 55 At block 176, remote electric field programming is per-At block 176, remote electric field programming is per-<br>formed to concurrently program all of IC dies 22 on wafer intensity of the electric field, wherein an output signal 24. Electric field programming is discussed hereinafter in indicative of the intensity of the electric field is determined connection with FIG. 8. At a block 178, the test program, in response to a difference between the f connection with FIG. 8. At a block 178, the test program, in response to a difference between the first resistance and i.e., digital test program 40, is run at each of IC dies 22. 60 the second resistance. Execution of digital test program 40 initiates execution of An embodiment of a system for programming IC dies BIST mechanism 70 and enables receipt at processor 62 of formed on a wafer comprises an electric field source co BIST mechanism 70 and enables receipt at processor 62 of formed on a wafer comprises an electric field source contest result 72.

IC die 22 is output from its associated subsystem 32. In one  $65$  example, each of IC dies 22 may be successively enabled to

discussed previously, the resistances (e.g., first and third power 74, where the specific modulation pattern indicates resistances 162, 166) of first and second sense cells 100A, PASS or FAIL. Modulated source power 74 can

particularly, electric field programming process 182 is performed to concurrently program all IC dies 22 on wafer 24 at block 176 of process 170 in accordance with a particular

At a block 184 of electric field programming process 182, 15 processor 34 and electric field source 44 suitably convert digital test program 40 to electric field signal 58, as discussed above. At a block 196, electric field source 44 outputs Wheatstone bridge circuit 150 may be implemented to<br>determine an output signal, e.g. output voltage 66, indicative<br>of the intensity of electric field signal 58 from the variable<br>of the intensity of electric field signal 5 sequence of pulses of predetermined voltage 96 (e.g., ON

can cancel error that may be present in output voltage 66 due 25 particularly sense cells 100 (FIG. 4) embedded in wafer 24, to process variation.<br>
Now referring to FIGS. 1 and 7, FIG. 7 shows a flowchart convert the recei Now referring to FIGS. 1 and 7, FIG. 7 shows a flowchart convert the received electric field signal 58 to digital test of a wafer test process 170 that may be performed utilizing program 40. Thereafter, digital test progra program 40. Thereafter, digital test program 40 is stored in memory element 64 of each subsystem 32 on wafer 24 at a "good" (i.e., not having a short circuit). This downloaded and stored digital test program 40 is stored for later execu-

At a block 172 of wafer test process 170, touchdown of  $40$  In addition, it is to be understood that the particular ordering

field sensor comprises a sense cell adapted to produce a first grounding element is decoupled from ground prior to detec-With reference back to FIGS. 1 and 7, following removal tion of the first resistance. The electric field sensor further surface charges at block 174, a block 176 is performed. 55 includes a reference cell adapted to produc intensity of the electric field, wherein an output signal

figured to output a digital program as an electric field signal<br>and an electric field sensor formed with the IC dies of the At a block 180, test result 72, e.g., PASS or FAIL, for each and an electric field sensor formed with the IC dies of the ide 22 is output from its associated subsystem 32. In one 65 wafer, the electric field sensor being c example, each of IC dies 22 may be successively enabled to the electric field signal from the electric field source and modulate source power 54 to produce modulated source an output signal indicative of an intensity of th produce an output signal indicative of an intensity of the sor formed on the wafer and in communication with the with said electric field sensor, said processor being electric field sensor, the processor being adapted to convert and output signal to said digital the output signal to the digital program, and a memory program; and processor and element associated with one of said IC dies on the wafer the  $\frac{5}{10}$  a memory element associated with one of said IC dies on element associated with one of the IC dies on the wafer, the 5 a memory element associated with one of said IC dies on<br>memory element being adapted to store the digital program said wafer, said memory element being adapted

An embodiment of a method of programming IC dies said digital program, wherein said one of said IC dies<br>said digital program said digital program said includes a built-in self-test (BIST) mechanism to deterformed on a wafer comprises transmitting a digital program includes a built-in self-test (BIST) mechanism to deter-<br>as an electric field signal from an electric field source and inne said functionality of said one of said as an electric field signal from an electric field source and mine said functionality of said one of said IC dies, said<br>rocessor is configured to communicate with said BIST receiving the electric field signal from the electric field <sup>10</sup> processor is communicate with said BIST<br>mechanism, and said processor is further configured to source at an electric field sensor formed with the IC dies of<br>the wafer, the electric field sensor including a sense cell and<br>a reference cell. The sense cell is adapted to produce a first<br>is m and receipt of a test result resistance which varies in accordance with an intensity of 15<br>the electric field signal, and the reference cell is adapted to<br>produce a second resistance that is substantially invariable<br>relative to the intensity of the el relative to the intensity of the electric field signal, wherein<br>an output signal indicative of the intensity of the electric<br>field signal is determined in response to a difference between  $\frac{1}{20}$  is adapted to modulate the first resistance and the second resistance. The method<br>further comprises converting the output signal to the digital<br>program at a processor formed on the wafer and in com-<br>munication with the electric field source and digital program in a memory element associated with one of 25 said electric field signal.<br>the IC dies on the wafer.<br>5. The system of claim 1 wherein said electric field sensor<br>The sensor, system, and methodology, discussed

and the inventive principles thereof enable a remote electric a sense cell adapted to produce a first resistance which<br>field programming approach to concurrently program all of varies in accordance with an intensity of sai the IC dies on a wafer without the need for separate  $_{30}$  communication between the test unit and each individual IC communication between the test unit and each monvious and that is ubstantially invariable relative to said intensity<br>die. Accordingly, test time and cost can be dramatically<br>gramming approach for download of a test program wafer in order to further reduce test time and test cost.<br>This disclosure is intended to explain how to fashion and

This disclosure is intended to explain how to fashion and a second sense cell adapted to produce a third resistance use various embodiments in accordance with the invention  $\frac{40}{40}$  a second varies in accordance with s The system of ordinary skill in the art to utilize the invention in various<br>of ordinary skill in the art to thing in the invention of the precise form<br>of ordinary skill in the art to utilize the invention in various<br>of ord emoculients and will various modifications as are sured to<br>the particular use contemplated. All such modifications and 50 and a first resistance channel electrically interconnecting<br>variations are within the scope of the i lents thereof, when interpreted in accordance with the said first resistance and following coupling, said gate region breadth to which they are fairly, legally, and equitably  $55$  is decoupled from said ground prior to de

1. A system for programming integrated circuit (IC) dies electric field sensors being formed with one each of said IC formed on a wafer comprising: 60 dies of said wafer.

- program as an electric field signal;<br>an electric field sensor formed with said IC dies of said
- 
- electric field signal. The system further comprises a process-<br>sor formed on said wafer and in communication with the with said electric field sensor, said processor being
- memory element being adapted to store the digital program. Said wafer, said memory element being adapted to store<br>An embodiment of a method of programming IC dies said digital program, wherein said one of said IC dies

is configured to flood an entire surface of said wafer with

- 
- 

or stepping the tester between each of the IC dies on the sense cell, said reference cell is a first reference cell, and said wafer in order to further reduce test time and test cost.

- 
- 

**entitled resp. 8.** The system of claim 1 wherein electric field sensor is<br>what is claimed is:<br>what is claimed is: What is claimed is:<br>
1. A system for programming integrated circuit (IC) dies<br>
1. A system for programming integrated circuit (IC) dies<br>
electric field sensors being formed with one each of said IC

formed on a wafer comprising integrated circuit (IC) dies program as an electric field signal;<br>formed on a wafer comprising:

electric field sensor formed with said IC dies of said a wafer test unit having a probe card, an electric field wafer, said electric field sensor being configured to source, and a probe element coupled to said probe card, receive said electric field signal from said electric field 65 wherein said electric field source is configured to source and produce an output signal indicative of an output a digital program as an electric field signal, source and produce an output signal indicative of an output a digital program as an electric field signal, and intensity of said electric field signal;<br>said probe element provides source power; said probe element provides source power;

- a probe pad on said wafer and electrically coupled with said BIST mechanism, said test result being indicative said IC dies, said probe element being configured for of a functionality of said one of said IC dies. touchdown on said probe pad to selectively provide **11**. The method of claim 10 further comprising:<br>said source nower to each of said IC dies:<br> $\frac{1}{2}$  fabricating said wafer to include a plurality of subsys-
- source and produce an output signal indicative of an intensity of said electric field signal;
- a processor formed on said wafer and in communication 10 with said processor; and<br>with said algebra field cancer asid processor heirs flooding an entire surface of said wafer with said electric
- said wafer, said memory element being adapted to store  $15$  said digital program in association with said of said IC dies. said digital program, wherein said processor is further of said IC dies.<br> **12.** The method of claim 10 wherein said sense cell said wafer test unit.<br>
said first resistance, and said method comprises:<br>
counling said gate region to ground prior to the

formed on a wafer comprising:<br>transmitting a digital program as an electric field signal following said coupling, decoupling said gate region from

- 25
- receiving said electric field signal from said electric field<br>removing and decoupling operations substantially<br>removing surface charge from a surface of said wafer. source at an electric field sensor formed with said IC removing surface charge from a surface of said wafer said electric field sensor including a subset of claim 10 further comprising: dies of said wafer, said electric field sensor including a<br>sense cell sense cell sense cell being providing source power via a wafer test unit; and sense cell and a reference cell, said sense cell being providing source power via a water test unit; and<br>adapted to produce a first resistance which varies in 30 selectively providing said source power to each of said IC adapted to produce a first resistance which varies in 30 selectively providing said source power to each of said IC<br>accordance with an intensity of said plottic field accordance with an intensity of said electric field<br>signal and said probe pad being electrically<br>ad on said wafer, said probe pad being electrically signal, and said reference cell being adapted to produce pad on said water, said probe pad being electrically investigated by the probe padd with said IC dies. a second resistance that is substantially invariable rela-<br>time to exidently of exidence field circuity and **14**. The method of claim 13 further comprising: tive to said intensity of said electric field signal,<br>wherein an output signal indicative of said intensity of 35 a wafer test unit having a probe card, said electric field difference between said first resistance and said second card, where resistance in  $\frac{1}{2}$  power; and resistance; power; and power; and power is a probably contained by  $\frac{1}{2}$  power; and power is a probable of  $\frac{1}{2}$  po
- processor formed on said wafer and in communication 40 said IC dies, said probe element being configured for touchdown on said probe pad to selectively provide with said electric field source:
- ciated with one of said IC dies on said wafer, wherein processor is further configured to execute said digital<br>program, receive a test result indicative of a functionsaid one of said IC dies includes a built-in self-test program, receive a test result indicative program a function of a fun (BIST) mechanism to determine a functionality of said  $45$  one of said IC dies; and
- executing, at said processor, said digital program, wherein dance with said test result to return said test result execution of said digital program initiates operation of said BIST mechanism and receipt of a test result from

14

- 
- said source power to each of said IC dies;<br>electric field sensor formed with said IC dies of said 5 tems, one each of said subsystems being formed with an electric field sensor formed with said IC dies of said 5 tems, one each of said subsystems being formed with<br>water said electric field sensor being configured to wafer, said electric field sensor being configured to one each of said IC dies of said wafer, each of said<br>receive said electric field sensor, said receive said electric field signal from said electric field<br>subsystems comprising said electric field<br>processor in communication with said electric field sensor, and said memory element in communication with said processor; and
- with said electric field sensor, said processor being<br>adapted to convert said output signal to said digital field signal such that each of said subsystems concurrently receives said electric field signal, converts said<br>program; and stores<br>momory alomant associated with one of said IC disc on a memory element associated with one of said IC dies on<br>said digital program in association with said one each<br>said wafer said memory element being adapted to store 15

configured to execute said digital program, receive a 12. The method of claim 10 wherein said sense cell<br>to translative of a functionality of said one of includes a source region, a drain region, a gate region, and test result indicative of a functionality of said one of methods a source region, a drain region, a gate region, and said IC dies, and modulate said source power in accor-<br>a resistance channel electrically interconnecting said IC dies, and modulate said source power in accor-<br>a resistance channel electrically interconnecting said source dance with said test result to return said test result to  $20$  region with said drain region, said resistance channel having

- 10. A method of programming integrated circuit (IC) dies coupling said gate region to ground prior to producing<br>and first resistance; and
- transmitting a digital program as an electric field signal<br>from an electric field signal said ground prior to producing said first resistance, said from an electric field source;<br>registering and ground prior to producing said instrussionless substantially<br>coupling and decoupling operations substantially
	-
	-
	-
	- wherein an output signal indicative of said intensity of  $35$  a water test unit having a probe card, said electric field<br>source and a probe element being coupled to said probe<br>source and a probe element being coupled to s said electric field signal is determined in response to a source and a probe element being coupled to said probe<br>difference between said first resistance and said eccond<br>difference between said probe element provides sourc
- converting said output signal to said digital program at a a probe pad on said wafer and electrically coupled with<br>a said IC dies, said probe element being configured for said source power to each of said IC dies, wherein said storing said digital program in a memory element asso-<br>ciated with one of said IC dies on said water wherein processor is further configured to execute said digital
	- modulating said source power at said processor in accordance with said test result to return said test result to