

US009 137889B1

# (12) United States Patent (10) Patent No.: US 9,137,889 B1<br>Veitch et al. (45) Date of Patent: Sep. 15, 2015

## (54) METHOD OF PROVIDING A LOW FOOTPRINT OPTICAL INTERCONNECT

- (75) Inventors: Randall C. Veitch, Nazareth, PA (US); 6.421,050 B1 7.421,0421,044 B1 7.421,045 B1 7.421,0 Thomas W. Stone, Hellertown, PA (US)
- (73) Assignee: Wavefront Research, Inc., Bethlehem,<br>PA (US)
- $(*)$  Notice: Subject to any disclaimer, the term of this patent is extended or adjusted under 35 U.S.C. 154(b) by 461 days.
- $(21)$  Appl. No.: 13/465,603
- $(22)$  Filed: **May 7, 2012** (Continued)

## Related U.S. Application Data **OTHER PUBLICATIONS**

- (63) Continuation of application No. 12/477,046, filed on Dautartas, M.F. et al. "Optical Performance of Low-Cost Self-<br>Jun. 2, 2009, now Pat. No. 8,171,625.
- 
- (51) Int. Cl. (Continued)  $H05K 5/00$  (2006.01)<br> $H05K 1/02$  (2006.01) H05K 1/02
- (52) U.S. Cl. Primary Examiner Carl Arbes<br>CPC ....  $H05K1/0274$  (2013.01);  $H05K2201/10121$  (74) Attorney. Agent. or Firm (2013.01); H05K 2201/10128 (2013.01); H05K 220 1/10143 (2013.01)
- (58) Field of Classification Search CPC .................. H05K 1/02; H05K 1/0274; H05K (57) ABSTRACT

See application file for complete search history.

### U.S. PATENT DOCUMENTS



## $(45)$  Date of Patent:



Aligned MCM-D Based Optical Data Links," IEEE Transactions on<br>Provisional application No. 61/057,996, filed on Jun. Components. Packaging and Manufacturing Technology-Part B (60) Provisional application No. 61/057.996, filed on Jun. Components, Packaging, and Manufacturing Technology-Part B. vol. 19, No. 3, Aug. 1996, pp. 554-561.

(74) Attorney, Agent, or Firm — Burns & Levinson LLP; Orlando Lopez

2201/10143 Compact ASIC, chip-on-board, flip-chip, interposer, and<br>
.... 29/592.1 related packaging techniques are incorporated to minimize USPC ... 29/592.1 related packaging techniques are incorporated to minimize ing the Optical Data Pipe. In addition, ruggedized packaging (56) **References Cited** techniques are incorporated to increase the durability and application space for optoelectronic interconnect devices, including an Optical Data Pipe.

### 11 Claims, 22 Drawing Sheets

## Lens Epoxy Potting material I PCB substrate

Epoxyisolder to substrate

## Detailed cross section of BBODP Construction.

## (56) References Cited

## U.S. PATENT DOCUMENTS



"New MCP chip from Zarlink packs transceivers for optical fiber communications' available at www.eeherald.com/section/new products/np100 10650.html. Nov. 17, 2009.

Palen, E. "Convergence Challenges of Photonics with Electronics." IEEE SCV Chapter, Components, Packaging and Manufacturing Technology Society, Presentation: Oct. 11, 2006, pp. 1-18.

Tekin, T., "Review of Packaging of Optoelectronic, Photonic, and MEMS Components." IEEE Journal of Selected Topics in Quantum Electronics, vol. PP. Issue: 99, Publication Year: 2011, pp. 1-16.

Wen, S. Chapter 1 of the PhD thesis entitled "Design and Analysis of a DimpleArray Interconnect Technique for Power Electronics Pack aging." Virginia Polytechnic Institute and State University, Aug. 2002.

Charles, Jr, H.K. "Miniaturized Electronics," Johns Hopkins APL Technical Digest, vol. 26, No. 4 (2005), pp. 402-413.

\* cited by examiner

Detailed Cross section of BBODP Construction.



Figure 1



Figure 2





Figure 4



Figure 5



Figure 6



Figure 7



Figure 8



FIG. 9

















FIG. 18



FIG. 17

FIG. 19





Figure 20



Figure 21



Figure 22



FIG. 23



FIG. 24



10

5

## METHOD OF PROVIDING ALOW FOOTPRINT OPTICAL INTERCONNECT

## CROSS REFERENCE TO RELATED APPLICATIONS

This application is a continuation of co-pending U.S. patent application Ser. No. 12/477.046, filed Jun. 2, 2009, entitled LOW FOOTPRINT OPTICAL INTERCONNECTS which in turn claims priority to U.S. Provisional Application Ser. No. 61/057,996, filed Jun. 2, 2008, both of which are incorporated herein by reference in their entirety for all pur poses.

## STATEMENT OF FEDERALLY SPONSORED RESEARCH OR DEVELOPMENT

This invention was made with U.S. Government support from the U.S. Air Force under contract #F30602-03-C-0213  $_{20}$ and from the U.S. Air Force under contract HFA8750-04-C-0250. The U.S. Government has certain rights in the inven tion.

## BACKGROUND

These teachings relate generally to compact alignment tol erant optical interconnects, and, more particularly to Small footprint and ruggedly packaged optoelectronic devices.

In the optical interconnect system or optical data pipe 30 approach of U.S. Pat. No. 7,015,454, mating emitter and detector arrays are pre-aligned and fixed on or near the ends of a gradient index rod imager, and this flexible pre-aligned structure is then mounted to the host. Using this technology hundreds or thousands of high bandwidth channels can be interconnected for short distances (intra-die, between neighboring chips or MCMS) or over relatively long distances (full board wrap-around, board-to-board, computer to peripheral, computer to computer, etc.). The optical interconnect system of U.S. Pat. No.  $7,015,454$  provides a nearly lossless one-to-  $40$ one optical interconnection from a set of input channels to a set of output channels, and Supports extreme density, low power, and low crosstalk for high bandwidth signals. 35

The system of U.S. Pat. No. 7,015,454 can be pre-aligned and fixed during manufacture (e.g., using automated align- $45$ ) ment and cementing procedures) to produce optical intercon nects that have relaxed alignment tolerances and are thus readily usable in the field by non-optical personnel. The inter connection systems of U.S. Pat. No. 7,015,454 are tolerant of handling, bending and displacements among interconnected 50 components without losing their function of interconnecting many closely packed (dense) optical channels. However, the utility of interconnection systems of U.S. Pat. No. 7,015.454 would be increased if the interconnection systems could be provided in a low footprint package.

## SUMMARY

Compact ASIC, chip-on-board, flip-chip, interposer, and related packaging techniques are incorporated to minimize 60 the footprint of optoelectronic interconnect devices, including the Optical Data Pipe. In addition, ruggedized packaging techniques are incorporated to increase the durability and application space for optoelectronic interconnect devices, including the Optical Data Pipe. 65

For a better understanding of the present teachings, together with other and further objects, reference is made to the following description taken in conjunction with the accompanying drawings, and its scope will be pointed out in the appended claims.

## BRIEF DESCRIPTION OF THE DRAWINGS

FIG. 1 is a cross-sectional view of an embodiment of the system of these teachings;

FIG. 2 is an illustration of a circuit board of an embodiment of the system of these teachings;

FIG. 3 is a close-up of the photographic illustration of a circuit board of an embodiment of the system of these teach ings;

15 embodiment of the system of these teachings; FIG. 4 is an illustration of a packaging technique of an

FIG. 5 is a detailed illustration of an on-board die of an embodiment of the system of these teachings;

FIG. 6 is another detailed illustration of an on-board die of an embodiment of the system of these teachings;

FIG. 7 is an illustration of a step of an embodiment of the method of these teachings;

FIG. 8 is an illustration of a sub-circuit substrate of an embodiment of the system of these teachings;

25 the system of these teachings; FIG.9 is an illustration of a prototype of an embodiment of

FIG. 10 is an illustration of a first level prototype assembly of an embodiment of the system of these teachings;

- FIG. 11 an illustration of a populated circuit board of an embodiment of the system of these teachings;
- FIG. 12 is an illustration of a pair of populated circuit boards of an embodiment of the system of these teachings;

FIG. 13 is an illustration of the two circuit boards of FIG. 12 with transmit and receive modules aligned;

FIG. 14 is a schematic of a packaging technique of an embodiment of a method of these teachings;

FIG. 15 is a detailed schematic of the packaging technique of FIG. 14;

FIG. 16 is an illustration of a chip carrier on a populated circuit board of an embodiment of a system of these teach ings;

FIG. 17 is an illustration of a populated circuit board of an embodiment of a system of these teachings;

FIG. 18 is a close-up photographic illustration of a wireb onded ASIC receiver chip of an embodiment of a system of these teachings;

FIG. 19 is an illustration of an integrated receiver IC of an embodiment of a system of these teachings;

FIG. 20 is a schematic of an assembly of an embodiment of a system of these teachings;

FIG. 21 is a schematic of an assembly of another embodi ment of a system of these teachings;

FIG.22 is a schematic of an assembly of another embodi ment of a system of these teachings;

55 embodiment of a system of these teachings; FIG. 23 is a schematic of a potted lens assembly of an

FIG. 24 is an illustration of a printed circuit board substrate of an embodiment of a system of these teachings;

FIG. 25 is an illustration of two ODP accelerating test boards of an embodiment of a system of these teachings.

## DETAILED DESCRIPTION

A desirable Optical Data Pipe (ODP) low footprint pack age is the low footprint chip-on-board ODP. Low footprint packaged devices such as these are important for optoelec tronic device applications such as the Optical Data Pipe tech nology of U.S. Pat. No. 7,015,454, which is incorporated by 10

reference herein its entirety, because novel packaging is required to deliver the tiny footprint potential of such tech nologies. The optical data pipe technology is described fur

ther in detail in U.S. Pat. No. 7,015,454 and related cases.<br>In this embodiment, the transceiver die are bonded (e.g., 5) using solder bump-bonding techniques) directly to the circuit board. (Transceiver die as used herein refers to an optoelec tronic die including emitter dies, detector dies, receiver dies and emitter/detector/receiver dies.) The infinite conjugate imagers may then be aligned and affixed directly to the board also, eliminating the increase in ODP footprint that is often caused by carriers or submounts. This Chip-On-Board embodiment is illustrated schematically in FIG. 1.

Because of the importance of this high performance Chip On-Board (COB) ODP packaging technique and its tiny foot 15 print potential, it was explored experimentally. An unpopu lated circuit board designed for COB ODP packaging is illustrated in FIG. 2. This die is to be mounted in the white square region in the right of the photograph of FIG. 2. This photograph shows the unpopulated circuit board that was designed for a Hand-Held BB-ODP Feasibility Demonstra tOr.

A magnified view of this die bonding area is illustrated in FIG. 3. Here the bonding conductor for the die can be seen next to the bonding pads for the optoelectronic devices. This 25 board was used for the 4-channel Hand-Held BB-ODP Fea sibility Demonstrator.

A photomicrograph of the VCSEL die bonded to the board in this COB packaging technique is given in FIG. 4. In this photomicrograph the die is bonded to the Substrate conductor, 30 and 4 wire bonds are seen connecting each of the VCSEL devices to the respective board traces.

A pair of more detailed photomicrographs of this on-board<br>die is given in FIGS. 5 and 6. In FIG. 5 the photomicrograph die is given in FIGS. 5 and 6. In FIG. 5 the photomicrograph was focused on the die surface. The blurred board traces and 35 wire bonds are visible in the background. In FIG. 6, the photomicrograph was focused on the board Surface. Here the die surface is blurred and the board level is sharply imaged. The four wire bonds and the bond traces are clearly visible.

In the COB ODP packaging technique, after the die are 40 bonded to the board as shown above, the infinite conjugate imager (rod lens in this case) is aligned and affixed to the board. A photomicrograph of this step is shown in FIG.7. The infinite conjugate imager is aligned and affixed to the circuit board in the final step of the COB ODP packaging. The 45 imager shown is capable of coupling more than 100 channels from board-to-board when more advanced optoelectronics is used. The footprint of the ODP module can be as small as that of the rod lens itself.

These ODP modules can be intermittently placed across 50 circuit boards as dataflow dictates and each is implemented with very low board footprints (much lower than conven tional connectors).

A Board-To-Board Optical Data Pipe (BB-ODP) feasibil devices. The first step in the feasibility demonstrator fabrication was the fabrication of BB-ODP modules. A custom car rier substrate had to be fabricated to facilitate handling and alignment of the optical element devices. Initially, placement and die location inside the Small Outline Integrated Circuit 60 (SOIC) carriers was of great concern. To assist in this matter a grid of lines was to be laser engraved into the carrier substrate's metallization. These lines then could be used as ref erence edges by the assembly operator for die placement. ity demonstrator was built to demonstrate the low footprint 55 evaluation of test Signals at 125 MHz. This new printed

A circuit was designed on a ceramic thick-film substrate 65 that would also serve as the VCSEL/PIN die carrier. Built into the design were elements to assistan assembly operator in an

4

ideal die placement. This path has additional benefits as well. These include a low profile with respect to the populated circuit board (PCB), and now the ability to pre-pot the lens onto the die as a subassembly. This should increase WRI's

working yield of BB-ODP modules before attach to the PCB. with the goal of maintaining a low profile of the die/lens assembly to the PCB. FIG. 8 is an illustration of this sub circuit Substrate, which acts as an assembly base for the BB-ODP die/lens assembly. Measuring just 0.4 inches to a side this printed ceramic substrate, or interposer, will serve as the carrier base for the active optical elements, VCSEL and PIN arrays, and lens assembly of the BB-ODP. The circuit traces are of wire-bondable gold with a palladium silver over lay at the edges for solderability.

The first 4 channel ODP prototypes fabricated and tested are shown in FIG. 9. The device functionality and basic per formance characteristics were evaluated, and their perfor mance is described in later sections of this report. The trans mit modules are dyed red for identification. Similarly, the receive modules are dyed blue. Each of these modules con tained 4 independent data channels. FIG. 9 shows the first BB-ODP transmit and receive modules fabricated in this effort. The blue module is a 4 channel BB-ODP receiver and the red module is a 4 channel BB-ODP transmit module. The basic structural components are labeled.

The next step toward the demonstration of the BB-ODP feasibility at 125 MHz in the SIMD application was design and fabrication of the printed circuit boards. A first level prototype of transmit and receive circuits for the printed cir cuit boards to be used in a demonstration of the BBODP concept was completed. Of interest were low power operation of a VCSEL at 125 MHZ data rate and the operation of a detector and amplifier also working at 125 MHz.

A first level prototype assembly of the electronic circuits is shown in FIG. 10. Illustrated in FIG. 10 is a first prototype assembly of a VCSEL driver circuit and an amplified receiver circuit for the demonstration PCBs. The upper left of the circuit board is an experimental amplifier for a PIN detector. The circuit in the lower portion of the PCB is a driver circuit

for a VCSEL.<br>Surface mount components were used to minimize high frequency parasitics. The high data rate, 125 MHz, provides a significant challenge in the detector amplifier and PCB layout criteria. A number of prototype revisions were needed since parasitic issues are solved in part by trial and error.

FIG. 11 shows a 1st generation four channel PCB and will be the first to be tested with the BB-ODP mounted directly to the board. After a component population of two of these PCBs it was discovered that the PCBs themselves had a defect. The vias that connect top layer conductors to bottom layer conductors. A replacement board was made and evaluated.

FIG. 11 illustrates a 1st generation, four channel PCB for circuit board is not yet populated with components as shown. It was designed with efficiency in mind by combining send and receive circuits on the same board and populating only the half that supported the desired function. The left side contains a circuit layout for four send channels and the right side contains a circuit layout for four receive channels. The pad array in the center accommodates either a send or receive BB-ODP module.

The BB-ODP transmit and receive printed circuit boards were populated with corresponding BB-ODP modules. A photograph of the pair of populated circuit boards is illus trated in FIG. 12. These printed circuit boards are the latest of 25

several revisions. The BB-ODP transmit and receive modules are mounted on their respective circuit boards for testing.

These circuit boards were then mounted face-to-face, and the feasibility experiment was performed. FIG. 13 includes a photograph of the two circuit boards with transmit and 5 receive modules aligned and operating in the 125 MHz BB ODP feasibility demonstration experiment. Data from this experiment was collected.

One of the packaging embodiments includes the use of submounts to hold the die. These submounts are then 10 mounted to the circuit boards. An advantage of this embodi ment is that the die can be readily tested and replaced prior to mounting the die on the board. This embodiment is illustrated in FIG. 14. A more detailed illustration of this submount technique is illustrated in the ODP construction diagram in 15 FIG. 15.

A 24 Channel Board-To-Board Link was designed and chip packaging techniques were developed and are discussed later. Separate transmit and receive modules were designed 20 for the link. The transmit side utilized a flip-chip VCSEL array. This is a 5x5 Cartesian array of 850 nm VCSELs. The receive side of the link was fabricated from a custom designed, integrated detector/amplifier driver integrated cir cuit, also in a 5x5 Cartesian array.

A close-up view of a Flip-Chip Carrier on a PCB is shown in FIG. 16. The ceramic thin-film circuit flip-chip assembly is solder mounted to the test PCB. A ceramic interface carrier was needed because the feature sizes of the flip-chip electrical pads were too small for conventional PCB processing. Seen 30 here is the latex dam 160 used to control the potting material during the lens mounting operation.

The transmit PCB is shown in FIG. 17. The 5x5 flip-chip VCSEL array test PCB shown was designed and fabricated to facilitate the control of the flip-chip VCSEL array. The PCB 35 includes all power supplies, and drivers, and interconnects to a Digital I/O controller. There are 24 optical board-to-board channels. The 5x5 array has 25 VCSELs, however, the center one is used only for alignment and calibration purposes. The flip-chip and ASIC technologies are important for demon-40 strating the small footprint capability of the ODP technology.

The close-up view of a wirebonded ASIC receiver Chip on its sub-carrier PCB is shown in FIG. 18. This is a chip-onboard assembly with gold plating on the PCB traces to facilitate wirebonding. The sub-carrier is used to facilitate a quick 45 change for substitution of the different ASIC receiver ver sions into the test PCB. To keep power supply noise to a minimum, the bypass capacitors had to be mounted as close as possible to the die. This would have been much more difficult and expensive if done in a conventional ceramic 50 wirebond package cavity. Note the 7x7 array of detector elements on the die. Only 24 channels are used because of the limited array size of the VCSEL flip-chip die.

FIG. 19 shows the integrated receiver IC assembled onto its sub-carrier for ease of interchangeability. This photograph of 55 the ASIC receiver ODP assembly including infinite conjugate imager shows the ASIC receiver chip mounted onto the sub carrier PCB with a potted lens (4 mm diameter) in place. The bottom side pins mate into a ZIF (Zero Insertion Force) socket on the test PCB allowing for easy interchange of test chip 60 types. This assembly is only 25 mm square.

One idealized assembly form shown in FIG. 20 has a very small foot print for a BB-ODP module mounted onto another<br>primary circuit substrate. The multi-channel transmit flipprimary circuit substrate. The multi-channel transmit hip-<br>chip assembly shown in FIG. 20 is an idealized version of the 65 WRI BB-ODP embodiment. In this embodiment a 2-D VCSEL (and/or detector) array die is solder bumped and flip

chip mounted directly to a primary circuit substrate. The VCSELS are bottom emitting, meaning emitting from the bottom bumped surface through the die substrate. The optical spacer is optional. (The optical spacer is used to maintain the optical distance, e.g. back-focal distance, between the optical component and the die. Alternatively, a conventional spacer(s) may be used next to the die between the optical component and the circuit board to accomplish the same purpose. Such conventional spacer does not have to be trans parent.))

Another embodiment, using an additional ASIC die for drive, receive, amplification, and thresholding etc. functions as necessary, is illustrated in FIG. 21. Flip-chip technology has been shown to be a reliable package interconnect meth odology for compact ODP modules. For the receiver shown in FIG. 21, a detector array is flip chip mounted to the top side of the monolithic channel amplifier ASIC. The digitized outputs are then wirebonded to a primary circuit substrate. Ideally, the detector array will be integrated onto the ASIC to allow for a single solder-bumped die that can be placed under the lens as shown with the emitter module. Various options exist for this case, including vias connecting detectors on one side with circuits on the other, transparent or thinned substrates, etc.

These idealized assembly forms are however dependent upon the availability of the constituent components that are functional in a flip-chip mounted environment. An interim assembly strategy is to build modules with a more traditional chip and wire approach as outlined in FIG. 22. Die will be electrically connected with wirebonds. As is the case for the receiver module the detector array and ASIC die may be stacked or mounted side by side on the primary circuit sub-Strate.

Practical aspects of the BB-ODP development were inves tigated including an initial look at the shock tolerance of the titative testing, they demonstrated the initial ruggedness of the embodiments. As an initial step a sample unit was built and a series of drop tests were applied to generate shock pulses to the system. The potted lens assembly allows for active alignment of the lens with respect to the electro-optic components. The purpose of this rudimentary drop test is to ferret out any obvious structural weaknesses.

The concept of the shock sample is illustrated in FIG. 23. FIG. 23 shows the basic construction of the WRI potted lens assembly used throughout the program effort. Samples of this construction were built for simple tests for robustness of the construction methodology. Basically, it consists of a chip-on board, chip and wire assembly on a printed circuit board which is then encapsulated with an integral lens system. The function of the shallow grooves on the rod lens imager is to give the epoxy something to hold onto (as opposed to a smooth surface). Basically, the shock sample consists of a potted ODP using chip-on-board technology with a wireb onded die assembly on a standard FR-4 printed circuit board substrate. This substrate is shown in FIG. 24. The first step to a module build is die attach and wirebond operations. The die is attached with a conductive epoxy. The ultrasonic wirebond process uses 0.001" diameter gold wire. The attached 4 chan nel VCSEL array die shown in FIG. 4 is just 1 mm longx0.25 mm wide.

In the next step a 4 channel VCSEL array die is attached to the PCB metal circuit pattern via a silver filled, conductive epoxy which is then cured. Following die attachment, elec trical interconnects from die contact pads to the PCB circuit trace pads are made using ultrasonic wirebonding with 1 mil (0.001") gold wire.

The lens attachment was accomplished by holding the lens in an aligned position as the area between the die and the lens 7<br>surface was flooded with a UV curing, optical grade epoxy. Additional epoxy material was allowed to form a meniscus at the lower end of the lens rod. The assembly was then exposed to strong UV light source for a cure interval.

Two of the resulting ODP accelerating test boards are 5 shown in FIG. 25. Two samples shown in FIG. 25 were fabricated for simple drop test experiments. The printed cir cuit boards onto which the lens assemblies are built do not serve a special purpose circuit wise. The PCBs are the indus try standard FR-4 material.

Although the invention has been described with respect to various embodiments, it should be realized these teachings is also capable of a wide variety of further and other embodi ments within the spirit and scope of the appended claims.

What is claimed is:

1. A method for providing a low footprint optical intercon

- bonding a transceiver die directly onto a submount; aligning and attaching an optical imaging component to the  $_{20}$ submount; the optical imaging component being disposed over the transceiver die and in direct optical com optical interconnect being obtained by affixing the optical imaging component directly to the submount; the submount being mounted on a circuit board; 25
- wherein the transceiver die is an optoelectronic die is selected from an emitter die, a detector die, a receiver die or an emitter/detector/receiver die.

2. The method of claim 1 wherein the optical imaging  $_{30}$  component is an infinite conjugate imager.

3. The method of claim 2 wherein the infinite conjugate imager is a rod lens.<br>4. The method of claim 1 further comprising:

- 
- 4. The method of claim 1 further comprising:<br>engraving a grid of lines to provide reference edges for die  $35$ placement.

5. The method of claim 1 wherein the attaching the optical imaging component comprises:

applying epoxy potting material between the optical imaging component and the submount.<br>6. The method of claim 1 wherein the aligning and attach-

ing the optical imaging component comprises:

providing a containing structure to contain potting material during optical imaging component attachment.

7. A method for providing a low footprint optical intercon

- bonding a transceiver die directly onto a submount; aligning and attaching an optical imaging component to the submount; the optical imaging component being disposed over the transceiver die and in optical communication with the transceiver die; the low footprint optical interconnect being obtained by affixing the optical imaging component directly to the submount;<br>wherein the bonding the transceiver die comprises
- 
- providing a solder bump connection between the transceiver die and the submount;
- wherein the transceiver die is an optoelectronic die is selected from an emitterdie, a detector die, a receiver die or an emitter/detector/receiver die.

8. A method for providing a low footprint optical intercon

bonding a transceiver die directly onto a submount;

- aligning and attaching an optical imaging component to the submount; the optical imaging component being disposed over the transceiver die and in optical communication with the transceiver die; the low footprint optical interconnect being obtained by affixing the optical imaging component directly to the submount; and
- placing an optical spacer between the optical imaging com ponent and the transceiver die;
- wherein the transceiver die is an optoelectronic die is selected from an emitterdie, a detector die, a receiver die or an emitter/detector/receiver die.
- 9. The method of claim 1 wherein the bonding the trans
	- wire bonding an electronic component die onto the submount;
	- mounting the transceiver die on top of the electronic com ponent die; and

wire bonding the transceiver die to the submount.

10. A product assembled by the method of claim 1.

11. The method of claim 1 further comprising mating the submount to a socket.

10

15

40