



US 20180033552A1

(19) **United States**

(12) **Patent Application Publication**

LEE et al.

(10) **Pub. No.: US 2018/0033552 A1**

(43) **Pub. Date: Feb. 1, 2018**

(54) **MULTILAYER CERAMIC ELECTRONIC COMPONENT TO BE EMBEDDED IN BOARD AND PRINTED CIRCUIT BOARD HAVING MULTILAYER CERAMIC ELECTRONIC COMPONENT EMBEDDED THEREIN**

H01G 4/232 (2006.01)
H05K 3/00 (2006.01)
H05K 1/18 (2006.01)
H01G 4/012 (2006.01)

(52) **U.S. Cl.**
CPC *H01G 2/06* (2013.01); *H05K 1/185* (2013.01); *H01G 4/012* (2013.01); *H01G 4/232* (2013.01); *H05K 3/0035* (2013.01); *H01G 4/30* (2013.01); *Y02P 70/611* (2015.11); *H05K 2201/10015* (2013.01); *H05K 2201/10636* (2013.01)

(71) Applicant: **SAMSUNG ELECTRO-MECHANICS CO., LTD.**, Suwon-si (KR)

(72) Inventors: **Byoung Hwa LEE**, Suwon-si (KR); **Doo Young KIM**, Suwon-si (KR); **Hai Joon LEE**, Suwon-si (KR); **Jin Man JUNG**, Suwon-si (KR)

(21) Appl. No.: **15/728,183**

(22) Filed: **Oct. 9, 2017**

Related U.S. Application Data

(63) Continuation of application No. 14/083,189, filed on Nov. 18, 2013.

Foreign Application Priority Data


Jul. 22, 2013 (KR) 10-2013-0086324

Publication Classification

(51) **Int. Cl.**
H01G 2/06 (2006.01)
H01G 4/30 (2006.01)

(57) **ABSTRACT**

There is provided a multilayer ceramic electronic component to be embedded in a board, including a ceramic body including dielectric layers and having first and second main surfaces facing each other, first and second side surfaces facing each other, and first and second end surfaces facing each other, an active layer including a plurality of first and second internal electrodes alternately exposed through both end surfaces of the ceramic body with the dielectric layers interposed therebetween, to form capacitance therein, upper and lower cover layers formed on upper and lower portions of the active layer, and first and second external electrodes formed on both end surfaces of the ceramic body, wherein when a thickness of the upper or lower cover layer is defined as tc , $4 \mu m \leq tc \leq 20 \mu m$ may be satisfied.



X-X'




FIG. 1




FIG. 2




FIG. 3




FIG. 4

**MULTILAYER CERAMIC ELECTRONIC
COMPONENT TO BE EMBEDDED IN
BOARD AND PRINTED CIRCUIT BOARD
HAVING MULTILAYER CERAMIC
ELECTRONIC COMPONENT EMBEDDED
THEREIN**

CROSS-REFERENCE TO RELATED
APPLICATIONS

[0001] This application is a Continuation application of U.S. patent application Ser. No. 14/083,189, filed on Nov. 18, 2013, which in turn claims the priority of Korean Patent Application No. 10-2013-0086324 filed on Jul. 22, 2013, in the Korean Intellectual Property Office, the disclosures of which applications are incorporated herein by reference.

BACKGROUND OF THE INVENTION

Field of the Invention

[0002] The present invention relates to a multilayer ceramic electronic component to be embedded in a board and a printed circuit board having a multilayer ceramic electronic component embedded therein.

Description of the Related Art

[0003] As electronic circuits have become highly densified and highly integrated, a mounting space for passive elements mounted on a printed circuit board (PCB) has become insufficient, and in order to solve this problem, ongoing efforts have been made to implement components able to be installed within a board, i.e., embedded devices. In particular, various methods have been proposed for installing a multilayer ceramic electronic component used as a capacitive component within a board.

[0004] In one of a variety of methods of installing a multilayer ceramic electronic component within a board, the same dielectric material used for a multilayer ceramic electronic component is used as a material for a board and a copper wiring, or the like, is used as an electrode. Other methods for implementing a multilayer ceramic electronic component to be embedded in a board include a method of forming the multilayer ceramic electronic component to be embedded in the board by forming a polymer sheet having high-k dielectrics and a dielectric thin film within the board, a method of installing a multilayer ceramic electronic component within a board, and the like.

[0005] In general, a multilayer ceramic electronic component includes a plurality of dielectric layers formed of a ceramic material, and internal electrodes interposed between the dielectric layers. By disposing such a multilayer ceramic electronic component within a board, a multilayer ceramic electronic component to be embedded in a board having high capacitance may be implemented.

[0006] In order to manufacture a printed circuit board (PCB) including a multilayer ceramic electronic component embedded therein, a multilayer ceramic electronic component may be inserted into a core board, and via holes are required to be formed in an upper laminated plate and a lower laminated plate by using a laser in order to connect board wirings and external electrodes of the multilayer ceramic electronic component. Laser beam machining, however, considerably increases manufacturing costs of a PCB.

[0007] Meanwhile, since the multilayer ceramic electronic component needs to be embedded in the core portion of the board, a nickel/tin (Ni/Sn) plating layer does not need to be formed on the external electrode, unlike in the case of a general multilayer ceramic electronic component mounted on a surface of a board.

[0008] That is, since the external electrode of the multilayer ceramic electronic component to be embedded in the board is electrically connected to a circuit in the board through a via formed of copper (Cu), instead of through a nickel/tin (Si/Sn) layer, a copper (Cu) layer needs to be formed on the external electrode.

[0009] Generally, since even the external electrode is formed of copper (Cu) as a main component but also includes glass, the glass component absorbs the laser during laser beam machining for forming the via in the board, and thus, it may be difficult to adjust a depth of the via.

[0010] For this reason, such a copper (Cu) plating layer has been separately formed on the external electrode of the multilayer ceramic electronic component to be embedded in the board.

[0011] Meanwhile, in the case of a multilayer ceramic electronic component to be embedded in a board, the multilayer ceramic electronic component may be embedded in a printed circuit board (PCB) used for a memory card, a PC main board, and various RF modules, whereby a product size may be significantly reduced, as compared to the case of using a multilayer ceramic electronic component mounted on a board.

[0012] Also, since the multilayer ceramic electronic component may be disposed to be fairly close to an input terminal of an active element such as a micro-processor unit (MPU), interconnect inductance due to a wire length may be reduced.

[0013] However, such an effect of reducing inductance in a multilayer ceramic electronic component to be embedded in a board merely results from a reduction in interconnect inductance obtained by a disposition method, an embedding scheme, and it has not yet affected an improvement in equivalent series inductance (ESL) characteristics of a multilayer ceramic electronic component to be embedded in a board.

[0014] In general, in a multilayer ceramic electronic component to be embedded in a board, in order to lower equivalent series inductance (ESL), a current path within the multilayer ceramic electronic component is required to be reduced.

[0015] However, since a separate copper (Cu) plating layer is formed on an external electrode of a multilayer ceramic electronic component to be embedded in a board, the permeation of a plating solution into the external electrode may be caused, making it difficult to shorten an internal current path.

RELATED ART DOCUMENT

[0016] (Patent Document 1) Korean Patent Laid-Open Publication No. 2006-0047733

SUMMARY OF THE INVENTION

[0017] An aspect of the present invention provides a multilayer ceramic electronic component to be embedded in a board and a printed circuit board having a multilayer ceramic electronic component embedded therein.

[0018] According to an aspect of the present invention, there is provided a multilayer ceramic electronic component to be embedded in a board, including: a ceramic body including dielectric layers and having first and second main surfaces facing each other, first and second side surfaces facing each other, and first and second end surfaces facing each other; an active layer including a plurality of first and second internal electrodes alternately exposed through both end surfaces of the ceramic body with the dielectric layers interposed therebetween, to form capacitance therein; upper and lower cover layers formed on upper and lower portions of the active layer; and first and second external electrodes formed on both end surfaces of the ceramic body, wherein the first external electrode includes a first base electrode and a first terminal electrode formed on the first base electrode, the second external electrode includes a second base electrode and a second terminal electrode formed on the second base electrode, and when a thickness of the upper or lower cover layer is defined as t_c , $4\ \mu\text{m} \leq t_c \leq 20\ \mu\text{m}$ may be satisfied.

[0019] When a thickness of a region of the first or second base electrode connected to the uppermost internal electrode among the first and second internal electrodes is defined as t_a , $10\ \mu\text{m} \leq t_a \leq 50\ \mu\text{m}$ may be satisfied.

[0020] The first and second terminal electrodes may be formed of copper (Cu).

[0021] When a thickness of the first and second terminal electrodes is defined as t_p , $t_p \geq 5\ \mu\text{m}$ may be satisfied.

[0022] When surface roughness of the first and second terminal electrodes is defined as R_a and a thickness of the first and second terminal electrodes is defined as t_p , $200\ \text{nm} \leq R_a \leq t_p$ may be satisfied.

[0023] The first and second terminal electrodes may be formed through plating.

[0024] When a thickness of the ceramic body is defined as t_s , $t_s \leq 250\ \mu\text{m}$ may be satisfied.

[0025] According to another aspect of the present invention, there is provided a printed circuit board having a multilayer ceramic electronic component embedded therein, the printed circuit board including: an insulating substrate; and the multilayer ceramic electronic component including, a ceramic body including dielectric layers and having first and second main surfaces facing each other, first and second side surfaces facing each other, and first and second end surfaces facing each other; an active layer including a plurality of first and second internal electrodes alternately exposed through both end surfaces of the ceramic body with the dielectric layers interposed therebetween, to form capacitance therein; upper and lower cover layers formed on upper and lower portions of the active layer; and first and second external electrodes formed on both end surfaces of the ceramic body, wherein the first external electrode includes a first base electrode and a first terminal electrode formed on the first base electrode, the second external electrode includes a second base electrode and a second terminal electrode formed on the second base electrode, and when a thickness of the upper or lower cover layer is defined as t_c , $4\ \mu\text{m} \leq t_c \leq 20\ \mu\text{m}$ may be satisfied.

[0026] When a thickness of a region of the first or second base electrode connected to the uppermost internal electrode among the first and second internal electrodes is defined as t_a , $10\ \mu\text{m} \leq t_a \leq 50\ \mu\text{m}$ may be satisfied.

[0027] The first and second terminal electrodes may be formed of copper (Cu).

[0028] When a thickness of the first and second terminal electrodes is defined as t_p , $t_p \geq 5\ \mu\text{m}$ may be satisfied.

[0029] When surface roughness of the first and second terminal electrodes is defined as R_a and a thickness of the first and second terminal electrodes is defined as t_p , $200\ \text{nm} \leq R_a \leq t_p$ may be satisfied.

[0030] The first and second terminal electrodes may be formed through plating.

[0031] When a thickness of the ceramic body is defined as t_s , $t_s \leq 250\ \mu\text{m}$ may be satisfied.

BRIEF DESCRIPTION OF THE DRAWINGS

[0032] The above and other aspects, features and other advantages of the present invention will be more clearly understood from the following detailed description taken in conjunction with the accompanying drawings, in which:

[0033] FIG. 1 is a perspective view of a multilayer ceramic electronic component to be embedded in a board according to an embodiment of the present invention;

[0034] FIG. 2 is a cross-sectional view taken along line X-X' of FIG. 1;

[0035] FIG. 3 is an enlarged view of region A in FIG. 2; and

[0036] FIG. 4 is a cross-sectional view of a printed circuit board having a multilayer ceramic electronic component embedded therein according to an embodiment of the present invention.

DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENT

[0037] Hereinafter, embodiments of the present invention will be described in detail with reference to the accompanying drawings.

[0038] The invention may, however, be embodied in many different forms and should not be construed as being limited to the embodiments set forth herein.

[0039] Rather, these embodiments are provided so that this disclosure will be thorough and complete, and will fully convey the scope of the invention to those skilled in the art.

[0040] In the drawings, the shapes and dimensions of elements may be exaggerated for clarity, and the same reference numerals will be used throughout to designate the same or like elements.

[0041] Multilayer Ceramic Electronic Component to be Embedded in Board

[0042] FIG. 1 is a perspective view of a multilayer ceramic electronic component to be embedded in a board according to an embodiment of the present invention.

[0043] FIG. 2 is a cross-sectional view taken along line X-X' of FIG. 1.

[0044] FIG. 3 is an enlarged view of region A in FIG. 2.

[0045] Referring to FIGS. 1 through 3, a multilayer ceramic electronic component to be embedded in a board according to an embodiment of the present invention may include a ceramic body **10** including dielectric layers **11** and having first and second main surfaces facing each other, first and second side surfaces facing each other, and first and second end surfaces facing each other; an active layer including a plurality of first and second internal electrodes **21** and **22** alternately exposed through both end surfaces of the ceramic body **10** with the dielectric layers **11** interposed therebetween, to form capacitance therein; upper and lower cover layers formed on upper and lower portions of the

active layer; and first and second external electrodes **31** and **32** formed on both end surfaces of the ceramic body **10**, wherein the first external electrode **31** includes a first base electrode **31a** and a first terminal electrode **31b** formed on the first base electrode **31a**, the second external electrode **32** includes a second base electrode **32a** and a second terminal electrode **32b** formed on the second base electrode **32a**, and when a thickness of the upper or lower cover layer is defined as t_c , $4\ \mu\text{m} \leq t_c \leq 20\ \mu\text{m}$ may be satisfied.

[0046] Hereinafter, the multilayer ceramic electronic component according to the embodiment of the present invention will be described by taking a multilayer ceramic capacitor by way of example, but the invention is not limited thereto.

[0047] In the multilayer ceramic capacitor according to the embodiment of the present invention, a 'length direction' refers to an 'L' direction of FIG. 1, a 'width direction' refers to a 'W' direction of FIG. 1, and a 'thickness direction' refers to a 'T' direction of FIG. 1. Here, the 'thickness direction' is the same as a direction in which dielectric layers are stacked, that is, a 'stacking direction'.

[0048] According to the embodiment of the invention, a shape of the ceramic body **10** is not particularly limited, but may be hexahedral as illustrated.

[0049] According to the embodiment of the present invention, the ceramic body **10** may have the first and second main surfaces facing each other, the first and second side surfaces facing each other, and the first and second end surfaces facing each other. Here, the first and second main surfaces refer to upper and lower surfaces of the ceramic body **10**.

[0050] A thickness t_s of the ceramic body **10** may be equal to or less than $250\ \mu\text{m}$.

[0051] Since the ceramic body **10** is fabricated to have the thickness t_s equal to or less than $250\ \mu\text{m}$, the MLCC may be suitable to be embedded in a board.

[0052] The thickness t_s of the ceramic body **10** may be a distance between the first main surface and the second main surface.

[0053] According to the embodiment of the invention, a raw material forming the dielectric layers **11** is not particularly limited as long as sufficient capacitance may be obtained thereby, but may be, for example, a barium titanate (BaTiO_3) powder.

[0054] As a material forming the dielectric layer **11**, various ceramic additives, organic solvents, plasticizers, binders, dispersing agents, and the like, may be added to powder such as barium titanate (BaTiO_3) powder and the like.

[0055] An average particle diameter of the ceramic powder used to form the dielectric layer **11** is not particularly limited, but may be adjusted to satisfy desired dielectric properties. For example, an average particle diameter of the ceramic powder may be adjusted to be equal to or less than $400\ \text{nm}$.

[0056] The ceramic body **10** may include the active layer contributing to the formation of capacitance of the capacitor and the upper and lower cover layers formed on the upper and lower portions of the active layer, respectively, as upper and lower margin portions.

[0057] The active layer may be formed by repeatedly stacking the plurality of first and second internal electrodes **21** and **22** with the dielectric layers **11** interposed therebetween.

[0058] The upper and lower cover layers may be formed of the same material and have the same configuration as

those of the dielectric layers **11**, except that the upper and lower cover layers have no internal electrodes.

[0059] The upper and lower cover layers may be respectively formed by stacking a single dielectric layer or two or more dielectric layers on upper and lower surfaces of the active layer in a vertical direction. Basically, the upper and lower cover layers serve to prevent damage to the internal electrodes due to physical or chemical stress.

[0060] In particular, in case of a multilayer ceramic electronic component to be embedded in a board, since a copper (Cu) plating layer is additionally formed on external electrodes, internal electrodes may be damaged due to the permeation of a plating solution.

[0061] Thus, in case of a general multilayer ceramic electronic component to be embedded in a board, upper and lower cover layers are formed to be relatively thick to prevent damage to internal electrodes due to the permeation of a plating solution.

[0062] However, when upper and lower cover layers are formed to be relatively thick, a current path within the multilayer ceramic electronic component to be embedded in a board may be lengthened, making it difficult to reduce equivalent series inductance (ESL).

[0063] According to an embodiment of the present invention, when a thickness of the upper or lower cover layer is defined as t_c , $4\ \mu\text{m} \leq t_c \leq 20\ \mu\text{m}$ may be satisfied.

[0064] Since the thickness t_c of the upper and lower cover layers may be adjusted to satisfy $4\ \mu\text{m} \leq t_c \leq 20\ \mu\text{m}$, a current path within the multilayer ceramic electronic component to be embedded in a board may be shortened, reducing equivalent series inductance (ESL).

[0065] If the thickness t_c of the upper or lower cover layer is less than $4\ \mu\text{m}$, the thickness of the cover layer may be excessively small, causing a degradation in reliability according to moisture-resistant characteristics.

[0066] Meanwhile, if the thickness t_c of the upper or lower cover layer exceeds $20\ \mu\text{m}$, a current path within the multilayer ceramic electronic component to be embedded in a board may be lengthened, and thus, equivalent series inductance (ESL) may not be reduced and capacitance may not be easily implemented.

[0067] Meanwhile, the first and second internal electrodes **21** and **22** are pairs of electrodes having different polarities. The first and second internal electrodes **21** and **22** may be formed by printing a conductive paste including a conductive metal on the dielectric layer **11** at a predetermined thickness.

[0068] Also, the first and second internal electrodes **21** and **22** may be alternately exposed through both end surfaces of the ceramic body in the stacking direction of the dielectric layers **11** and may be electrically insulated from each other by the dielectric layers **11** disposed therebetween.

[0069] Namely, the first and second internal electrodes **21** and **22** may be electrically connected to the first and second external electrodes **31** and **32**, respectively, through portions thereof alternately exposed to both end surfaces of the ceramic body **10**.

[0070] Thus, when a voltage is applied to the first and second external electrodes **31** and **32**, charges are accumulated between the first and second internal electrodes **21** and **22** opposed to each other, and in this case, capacitance of the MLCC is proportional to an area of a region in which the first and second internal electrodes **21** and **22** overlap each other.

[0071] Also, a conductive metal included in the conductive paste used to form the first and second internal electrodes **21** and **22** may be nickel (Ni), copper (Cu), palladium (Pd), or an alloy thereof, but the present invention is not limited thereto.

[0072] Also, as a printing method of the conductive paste, a screen printing method, a gravure printing method, or the like, may be used, but the present invention is not limited thereto.

[0073] According to an embodiment of the present invention, the first and second external electrodes **31** and **32** may be formed on both end surfaces of the ceramic body **10**.

[0074] The first external electrode **31** may include the first base electrode **31a** electrically connected to the first internal electrode **21** and the first terminal electrode **31b** formed on the base electrode **31a**.

[0075] Also, the second external electrode **32** may include the second base electrode **32a** electrically connected to the second internal electrode **22** and the second terminal electrode **32b** formed on the base electrode **32a**.

[0076] Hereinafter, structures of the first and second external electrodes **31** and **32** will be described in detail.

[0077] The first and second base electrodes **31a** and **32a** may include a first conductive metal and glass.

[0078] In order to form capacitance, the first and second external electrodes **31** and **32** may be formed on both end surfaces of the ceramic body **10** and the first and second base electrodes **31a** and **32a** of the first and second external electrodes **31** and **32** may be electrically connected to the first and second internal electrodes **21** and **22**.

[0079] The first and second base electrodes **31a** and **32a** may be formed of the same conductive material as that of the first and second internal electrodes **21** and **22**, but the present invention is not limited thereto and the first and second base electrodes **31a** and **32a** may be formed of at least one first conductive metal selected from the group consisting of copper (Cu), silver (Ag), nickel (Ni), and an alloy thereof, for example.

[0080] The first and second base electrodes **31a** and **32a** may be formed by applying a conductive paste prepared by adding a glass frit to the first metal powder and then performing firing thereon.

[0081] According to an embodiment of the present invention, the first and second external electrodes **31** and **32** may include the first and second terminal electrodes **31b** and **32b** formed on the first and second base electrodes **31a** and **32a**.

[0082] The first and second terminal electrodes **31b** and **32b** may be formed of a second conductive metal.

[0083] The second conductive metal is not particularly limited. For example, it may be copper (Cu).

[0084] In general, a multilayer ceramic capacitor is mounted on a printed circuit board, and a nickel/tin plating layer is usually formed on an external electrode.

[0085] However, the multilayer ceramic capacitor according to the embodiment of the invention is not mounted on the printed circuit board, but is embedded in the board, and thus, the first and second external electrodes **31** and **32** of the multilayer ceramic capacitor are electrically connected to circuits of the board through vias formed of a copper (Cu) material.

[0086] Therefore, according to the embodiment of the invention, the first and second terminal electrodes **31b** and

32b may be formed of copper (Cu) having good electrical connectivity with respect to the copper (Cu) material forming the vias in the board.

[0087] Meanwhile, since the first and second base electrodes **31a** and **32a** are formed of copper (Cu) as a main component but also include glass, the glass component absorbs laser during laser processing for forming the vias in the board, and thus, it may be difficult to adjust depths of the vias.

[0088] For this reason, the first and second terminal electrodes **31b** and **32b** of the multilayer ceramic electronic component to be embedded in a board may be formed of copper (Cu).

[0089] A method for forming the first and second terminal electrodes **31b** and **32b** is not particularly limited. For example, the first and second terminal electrodes **31b** and **32b** may be formed through plating.

[0090] Thus, after a firing operation, the first and second terminal electrodes **31b** and **32b** may be formed of only copper (Cu) without a glass frit, difficulties in adjusting the depths of the vias due to the glass component absorbing the laser during laser processing for forming the vias in the board may be avoided.

[0091] Meanwhile, according to an embodiment of the present invention, when a thickness of a region of the first or second base electrode **31a** or **32a** connected to the uppermost internal electrode among the first and second internal electrodes **21** and **22** is defined as t_a , $10\ \mu\text{m} \leq t_a \leq 50\ \mu\text{m}$ may be satisfied.

[0092] As described above, in order to reduce equivalent series inductance (ESL) by shortening a current path within the multilayer ceramic electronic component to be embedded in a board, the thickness t_c of the upper or lower cover layer may be adjusted to satisfy $4\ \mu\text{m} \leq t_c \leq 20\ \mu\text{m}$. In this case, however, a plating solution may permeate into the external electrodes.

[0093] Namely, as the thickness of the upper or lower cover layer is reduced, the thickness of a region of the first or second base electrode **31a** or **32a** connected to the uppermost internal electrode among the first and second internal electrodes **21** and **22** is generally small, such that the permeation of a plating solution may be easily generated.

[0094] However, according to the embodiment of the present invention, when a thickness of a region of the first or second base electrode **31a** or **32a** connected to the uppermost internal electrode among the first and second internal electrodes **21** and **22** is defined as t_a , the thickness t_a is adjusted to satisfy $10\ \mu\text{m} \leq t_a \leq 50\ \mu\text{m}$, thereby preventing the permeation of a plating solution.

[0095] Namely, equivalent series inductance (ESL) may be reduced by reducing the thickness t_c of the upper or lower cover layer, and at the same time, the first or second base electrode **31a** or **32a** may be adjusted to prevent the permeation of a plating solution, whereby a multilayer ceramic electronic component to be embedded in a board, having excellent reliability may be implemented.

[0096] When the thickness t_a of the region of the first or second base electrode **31a** or **32a** connected to the uppermost internal electrode among the first and second internal electrodes **21** and **22** is less than $10\ \mu\text{m}$, the permeation of a plating solution may occur to degrade reliability.

[0097] When the thickness t_a of the region of the first or second base electrode **31a** or **32a** connected to the uppermost internal electrode among the first and second internal

electrodes **21** and **22** exceeds 50 μm , a space for forming capacitance may be reduced, such that an electronic component having high capacitance may not be implemented.

[0098] Also, if the thickness of the dielectric layer is reduced in order to implement a high capacitance electronic component, reliability may be degraded.

[0099] Meanwhile, when a thickness of the first and second terminal electrodes **31b** and **32b** is defined as t_p , $t_p \geq 5 \mu\text{m}$ may be satisfied.

[0100] The thickness t_p of the first and second terminal electrodes **31b** and **32b** may satisfy $t_p \geq 5 \mu\text{m}$, but the present invention is not limited thereto and the thickness t_p of the first and second terminal electrodes **31b** and **32b** may be less than 15 μm .

[0101] In this manner, the thickness t_p of the first and second terminal electrodes **31b** and **32b** may be adjusted to satisfy $t_p \geq 5 \mu\text{m}$ while being less than 15 μm , excellent via process may be performed in a board and an MLCC having excellent reliability may be implemented.

[0102] When the thickness t_p of the first and second terminal electrodes **31b** and **32b** is less than 5 μm , a problem that a conductive via hole is connected to the ceramic body **10** at the time of processing the conductive via hole when a multilayer ceramic electronic component is embedded in a PCB as described hereinafter may be generated.

[0103] When the thickness t_p of the first and second terminal electrodes **31b** and **32b** exceeds 15 μm , cracks may be generated in the ceramic body **10** due to stress of the first and second terminal electrodes **31b** and **32b**.

[0104] Meanwhile, referring to FIGS. 2 and 3, in the multilayer ceramic electronic component according to the embodiment of the present invention, when surface roughness of the first and second terminal electrodes **31b** and **32b** is defined as R_a and the thickness of the first and second terminal electrodes **31b** and **32b** is defined as t_p , $200 \text{ nm} \leq R_a \leq t_p$ may be satisfied.

[0105] Since the surface roughness R_a of the first and second terminal electrodes **31b** and **32b** is adjusted to satisfy $200 \text{ nm} \leq R_a \leq t_p$, delamination between the multilayer ceramic electronic component and the board may be improved and a generation of cracks may be prevented.

[0106] Surface roughness refers to a degree of fine depressions and protrusions formed on a metal surface when the metal surface is processed.

[0107] Surface roughness is generated due to a tool used for processing, whether or not a processing method is appropriate, grooves formed as a surface is scratched, rust, or the like. In determining a degree of roughness, a surface is cut in a direction perpendicular thereto and a cross-section thereof having a certain curvature is checked. A height from the lowest point to the highest point of the curved line is taken and determined as an average central line roughness denoted by R_a .

[0108] In the present embodiment, average central line roughness of the first and second terminal electrodes **31b** and **32b** is defined as R_a .

[0109] In detail, in order to calculate the average central line roughness R_a of the first and second terminal electrodes **31b** and **32b**, a virtual central line may be drawn with respect to roughness formed on one surfaces of the first and second terminal electrodes **31b** and **32b**.

[0110] Next, respective distances (e.g., $r_1, r_2, r_3 \dots r_{13}$) based on the virtual central line of roughness are measured and average values of the respective distances are calculated

to be obtained as the average central line roughness R_a of the first and second terminal electrodes **31b** and **32b**, as in the following Formula.

$$R_a = \frac{|r_1| + |r_2| + |r_3| + \dots + |r_n|}{n}$$

[0111] The average central line roughness R_a of the first and second terminal electrodes **31b** and **32b** may be adjusted to be within the range of $200 \text{ nm} \leq R_a \leq t_p$, thereby implementing a multilayer ceramic electronic component having excellent withstand voltage characteristics and high reliability with enhanced adhesive strength with respect to a board.

[0112] If the surface roughness of the first and second terminal electrodes **31b** and **32b** is less than 200 nm, a delamination phenomenon may occur between the multilayer ceramic electronic component and the board.

[0113] Meanwhile, if the surface roughness of the first and second terminal electrodes **31b** and **32b** exceeds the thickness t_p of the first and second terminal electrodes **31b** and **32b**, cracks may be generated.

[0114] Hereinafter, a method of manufacturing a multilayer ceramic electronic component to be embedded in a board according to an embodiment of the present invention will be described, but the present invention is not limited thereto.

[0115] In the method of manufacturing a multilayer ceramic electronic component to be embedded in a board according to an embodiment of the present invention, a plurality of ceramic green sheets may first be prepared by applying slurry including a barium titanate (BaTiO_3) powder and the like to carrier films and drying the same, thereby forming dielectric layers.

[0116] The slurry may be prepared by mixing a ceramic powder, a binder, and a solvent, and the slurry may be used to form the ceramic green sheet having a thickness of several μm by a doctor blade method.

[0117] Next, a conductive paste for internal electrodes may be prepared to include 40 to 50 parts by weight of a nickel powder having a nickel particle average size of 0.1 to 0.2 μm .

[0118] The conductive paste for internal electrodes may be applied to the green sheets by a screen printing method to thereby form internal electrodes, and then the green sheets having the internal electrodes formed thereon may be stacked in an amount of 400 to 500 layers, whereby the ceramic body **10** may be manufactured.

[0119] In the MLCC according to the embodiment of the present invention, the first and second internal electrodes **21** and **22** may be formed to be exposed through both end surfaces of the ceramic body **10**, respectively.

[0120] Thereafter, a first base electrode and a second base electrode including a first conductive metal and glass may be formed on end surfaces of the ceramic body **10**.

[0121] The first conductive metal may be at least one selected from the group consisting of, for example, copper (Cu), silver (Ag), nickel (Ni), and an alloy thereof, but the first conductive metal is not particularly limited.

[0122] The glass is not particularly limited, but a material having the same composition as that of glass used to manufacture external electrodes of a general multilayer ceramic capacitor may be used.

[0123] The first and second base electrodes may be formed on end surfaces of the ceramic body to be electrically connected to the first and second internal electrodes, respectively.

[0124] Thereafter, a plating layer formed of a second conductive metal may be formed on the first base electrode and the second base electrode.

[0125] The second conductive metal may be, for example, copper (Cu), but it is not particularly limited.

[0126] The plating layer may be formed as first and second terminal electrodes.

[0127] Other features of the method according to the embodiment are the same as those described above with respect to the above embodiments of the multilayer ceramic electronic component embedded in a circuit and therefore, will not be repeated.

[0128] Hereinafter, the present invention will be described in more detail through Examples, but the present invention is not limited thereto.

INVENTIVE EXAMPLE 1

[0129] Moisture resistance load reliability and equivalent series inductance (ESL) according to a thickness of the upper or lower cover layer and a thickness of the first and second base electrodes of the multilayer ceramic electronic component to be embedded in a board according to the embodiment of the present invention were tested.

[0130] In order to determine whether or not via processing is defective according to the thickness of the first and second terminal electrodes 31b and 32b, and the occurrence frequency of delamination between bonding surfaces according to surface roughness of the first and second terminal electrodes 31b and 32b, boards having multilayer ceramic electronic components embedded therein were left for 30 minutes under general conditions of chip components for mobile phone motherboards, i.e., a temperature of 85° C. and relative humidity of 85%, and thereafter, they were tested for inspection.

[0131] Table 1 shows moisture resistance reliability and equivalent series inductance (ESL) according to the thickness of the upper or lower cover layer and the thickness of the first and second base electrodes.

TABLE 1

Thickness of cover layer (tc) [μm]	Thickness of base electrode (ta) [μm]	Determination on moisture resistance reliability	ESL [pH]
2	7	X	138 pH
4	7	X	143 pH
10	7	X	151 pH
15	7	X	159 pH
20	7	X	167 pH
25	7	X	189 pH
30	7	X	197 pH
35	7	X	205 pH
2	10	X	138 pH
4	10	○	143 pH
10	10	⊙	151 pH
15	10	⊙	159 pH
20	10	⊙	167 pH
25	10	⊙	189 pH
30	10	⊙	197 pH
35	10	⊙	205 pH
2	15	X	138 pH
4	15	○	143 pH

TABLE 1-continued

Thickness of cover layer (tc) [μm]	Thickness of base electrode (ta) [μm]	Determination on moisture resistance reliability	ESL [pH]
10	15	⊙	151 pH
15	15	⊙	159 pH
20	15	⊙	167 pH
25	15	⊙	189 pH
30	15	⊙	197 pH
35	15	⊙	205 pH

X: greater than 50% of defect rate

Δ: 10%~50% of defect rate

○: 0.01%~10% of defect rate

⊙: less than 0.01% of defect rate

[0132] Referring to Table 1, it may be seen that, when the thickness tc of the upper or lower cover layer satisfied $4 \mu\text{m} \leq tc \leq 20 \mu\text{m}$, excellent moisture resistance reliability was obtained and equivalent series inductance (ESL) was reduced.

[0133] Also, it may be seen that, when the thickness ta of the region of the first or second base electrode connected to the uppermost internal electrode among the first and second internal electrodes was equal to or more than 10 μm, moisture resistance reliability was excellent.

[0134] Meanwhile, it may be seen that, when the thickness tc of the upper or lower cover layer was less than 4 μm or when the thickness ta of the region of the first or second base electrode was less than 10 μm, the moisture resistance reliability was degraded.

[0135] Meanwhile, it may be seen that when the thickness tc of the upper or lower cover layer exceeded 20 μm, the effect of reducing equivalent series inductance (ESL) was not obtained.

[0136] Table 2 below shows whether or not via processing is defective according to the thickness of the first and second terminal electrodes 31b and 32b.

TABLE 2

Thickness of first and second terminal electrodes (μm)	Determination
Less than 1	X
1~2	X
2~3	X
3~4	Δ
4~5	○
5~6	⊙
Greater than 6	⊙

X: greater than 50% of defect rate

Δ: 10%~50% of defect rate

○: 0.01%~10% of defect rate

⊙: less than 0.01% of defect rate

[0137] Referring to Table 2, it may be seen that, in the case of MLCCs in which the thickness of the first and second terminal electrodes 31b and 32b was equal to or greater than 5 μm, the vias were excellently processed in the board, and thus, the MLCC having excellent reliability was implemented.

[0138] Meanwhile, it may be seen that, in case of MLCCs in which the thickness of the first and second terminal electrodes 31b and 32b was less than 5 μm, the vias were processed to be defective.

[0139] Table 3 below shows the occurrence frequency of delamination between bonding surfaces according to surface roughness of the first and second terminal electrodes **31b** and **32b**.

TABLE 3

Surface roughness of first and second terminal electrodes (nm)	Determination
Less than 50	X
50~100	X
100~150	△
150~200	○
200~250	⊙
Greater than 250	⊗

X: greater than 50% of defect rate

△: 10%~50% of defect rate

○: 0.01%~10% of defect rate

⊙: less than 0.01% of defect rate

[0140] Referring to Table 3, it may be seen that, in case of MLCCs in which surface roughness of the first and second terminal electrodes **31b** and **32b** was equal to or greater than 200 nm, the occurrence frequency of delamination between bonding surfaces was low, implementing MLCCs having excellent reliability.

[0141] Meanwhile, it may be seen that, in the case of MLCCs in which surface roughness of the first and second terminal electrodes **31b** and **32b** was less than 200 nm, the occurrence frequency of delamination between bonding surfaces was high, degrading reliability.

[0142] PCB Having Multilayer Ceramic Electronic Component Embedded Therein

[0143] FIG. 4 is a cross-sectional view of a printed circuit board having a multilayer ceramic electronic component embedded therein according to an embodiment of the present invention.

[0144] Referring to FIG. 4, a printed circuit board (PCB) **100** having a multilayer ceramic electronic component embedded therein according to an embodiment of the present invention may include: an insulating substrate **110**; and the multilayer ceramic electronic component to be embedded in a board including: the ceramic body **10** including dielectric layers **11** and having first and second main surfaces facing each other, first and second side surfaces facing each other, and first and second end surfaces facing each other; the active layer including a plurality of first and second internal electrodes **21** and **22** alternately exposed through both end surfaces of the ceramic body **10** with the dielectric layers **11** interposed therebetween, to form capacitance therein; the upper and lower cover layers formed on upper and lower portions of the active layer; and the first and second external electrodes **31** and **32** formed on both end surfaces of the ceramic body **10**, wherein the first external electrode **31** includes a first base electrode **31a** and a first terminal electrode **31b** formed on the first base electrode **31a**, the second external electrode **32** includes a second base electrode **32a** and a second terminal electrode **32b** formed on the second base electrode **32a**, and when a thickness of the upper or lower cover layer is defined as t_c , $4 \mu\text{m} \leq t_c \leq 20 \mu\text{m}$ may be satisfied.

[0145] The insulating substrate **110** may include an insulating layer **120**, and as needed, may include conductive patterns **130** and conductive via holes **140** configuring various types of interlayer circuits as illustrated in FIG. 4.

The insulating substrate **110** may be the printed circuit board **100** in which the multilayer ceramic electronic component is provided therein.

[0146] The multilayer ceramic electronic component is inserted into the printed circuit board **100**, and then may suffer from several harsh conditions during post-processing, such as heat treatment of the printed circuit board **100** and the like.

[0147] In particular, the contraction and expansion of the printed circuit board **100** during the heat treatment process directly affect to the multilayer ceramic electronic component inserted into the printed circuit board **100**, such that stress may be applied to a bonding surface between the multilayer ceramic electronic component and the printed circuit board **100**.

[0148] When the stress applied to the bonding surface between the multilayer ceramic electronic component and the printed circuit board **100** is higher than bonding strength, delamination caused by the separation of the bonding surface may occur.

[0149] The bonding strength between the multilayer ceramic electronic component and the printed circuit board **100** is in proportion to electrochemical adhesion between the multilayer ceramic electronic component and the printed circuit board **100** and an effective surface area of the bonding surface between the multilayer ceramic electronic component and the printed circuit board **100**. In order to improve the effective surface area of the bonding surface, surface roughness of the multilayer ceramic electronic component may be controlled so that the delamination between the multilayer ceramic electronic component and the printed circuit board **100** may be prevented.

[0150] Also, the occurrence frequency of delamination between the bonding surfaces between the multilayer ceramic electronic component and the printed circuit board **100** according to surface roughness of the multilayer ceramic electronic component embedded in the PCB **100** may be checked.

[0151] Also, in the multilayer ceramic electronic component to be embedded in a board, the thickness t_c of the upper or lower cover layer may be adjusted to satisfy $4 \mu\text{m} \leq t_c \leq 20 \mu\text{m}$ to shorten an internal current path, thereby allowing for a reduction in equivalent series inductance (ESL).

[0152] Other characteristics are the same as those of the PCB having a multilayer ceramic electronic component embedded therein according to the foregoing embodiment of the present invention, so description thereof will be omitted.

[0153] As set forth above, according to embodiments of the present invention, equivalent series inductance (ESL) may be reduced by shortening a current path by adjusting the thickness of the upper or lower cover layer and the thickness of the external electrode of the multilayer ceramic electronic component to be embedded in a board.

[0154] Also, according to embodiments of the present invention, bonding characteristics capable of improving delamination between the multilayer ceramic electronic component and the board by adjusting surface roughness of the plating layer, while low inductance may be implemented.

[0155] While the present invention has been shown and described in connection with the embodiments, it will be apparent to those skilled in the art that modifications and variations may be made without departing from the spirit and scope of the invention as defined by the appended claims.

What is claimed is:

1. A multilayer ceramic electronic component to be embedded in a board, comprising:

a ceramic body including dielectric layers and having first and second main surfaces facing each other, first and second side surfaces facing each other, and first and second end surfaces facing each other;

an active layer including a plurality of first and second internal electrodes alternately exposed through both end surfaces of the ceramic body with the dielectric layers interposed therebetween, to form capacitance therein;

upper and lower cover layers formed on upper and lower portions of the active layer; and

first and second external electrodes formed on both end surfaces of the ceramic body,

wherein the first external electrode includes a first base electrode and a first terminal electrode formed on the first base electrode, the second external electrode includes a second base electrode and a second terminal electrode formed on the second base electrode, and when a thickness of the upper or lower cover layer is defined as t_c , $4\ \mu\text{m} \leq t_c \leq 20\ \mu\text{m}$ is satisfied,

and the first and second terminal electrodes are formed of copper (Cu) through plating, and when a thickness of the ceramic body is defined as t_s , $t_s \leq 250\ \mu\text{m}$ is satisfied.

2. The multilayer ceramic electronic component of claim 1, wherein when a thickness of the first and second terminal electrodes is defined as t_p , $t_p \geq 5\ \mu\text{m}$ is satisfied.

3. The multilayer ceramic electronic component of claim 1, wherein when surface roughness of the first and second terminal electrodes is defined as R_a and a thickness of the first and second terminal electrodes is defined as t_p , $200\ \text{nm} \leq R_a \leq t_p$ is satisfied.

4. A printed circuit board having a multilayer ceramic electronic component embedded therein, the printed circuit board comprising:

an insulating substrate; and

the multilayer ceramic electronic component including, a ceramic body including dielectric layers and having

first and second main surfaces facing each other, first and second side surfaces facing each other, and first and second end surfaces facing each other; an active layer including a plurality of first and second internal electrodes alternately exposed through both end surfaces of the ceramic body with the dielectric layers interposed therebetween, to form capacitance therein; upper and lower cover layers formed on upper and lower portions of the active layer; and first and second external electrodes formed on both end surfaces of the ceramic body, wherein the first external electrode includes a first base electrode and a first terminal electrode formed on the first base electrode, the second external electrode includes a second base electrode and a second terminal electrode formed on the second base electrode, and when a thickness of the upper or lower cover layer is defined as t_c , $4\ \mu\text{m} \leq t_c \leq 20\ \mu\text{m}$ is satisfied,

and the first and second terminal electrodes are formed of copper (Cu) through plating, and when a thickness of the ceramic body is defined as t_s , $t_s \leq 250\ \mu\text{m}$ is satisfied.

5. The printed circuit board of claim 4, wherein when a thickness of the first and second terminal electrodes is defined as t_p , $t_p \geq 5\ \mu\text{m}$ is satisfied.

6. The printed circuit board of claim 4, wherein when surface roughness of the first and second terminal electrodes is defined as R_a and a thickness of the first and second terminal electrodes is defined as t_p , $200\ \text{nm} \leq R_a \leq t_p$ is satisfied.

7. The multilayer ceramic electronic component of claim 1, wherein when a thickness of a region of the first or second base electrode connected to the uppermost internal electrode among the first and second internal electrodes is defined as t_a , $10\ \mu\text{m} \leq t_a \leq 50\ \mu\text{m}$ is satisfied.

8. The printed circuit board of claim 4, wherein when a thickness of a region of the first or second base electrode connected to the uppermost internal electrode among the first and second internal electrodes is defined as t_a , $10\ \mu\text{m} \leq t_a \leq 50\ \mu\text{m}$ is satisfied.

* * * * *