

US011508533B2

(12) United States Patent

Davis

(54) HIGH ENERGY DENSITY CAPACITOR SYSTEM AND METHOD

- (71) Applicant: Flash Power Capacitors, LLC, Las Vegas, NV (US)
- (72) Inventor: Edward L. Davis, Estacada, OR (US) $5,486,277 \text{ A}$ 1/1996 Barbee, Jr
- (73) Assignee: FLASH POWER CAPACITORS,

LLC, Las Vegas, NV (US) FOREIGN PATENT DOCUMENTS
- $(*)$ Notice: Subject to any disclaimer, the term of this patent is extended or adjusted under 35 U.S.C. $154(b)$ by 43 days.
-
-

(65) **Prior Publication Data** (57) **ABSTRACT**

US 2021/0319959 A1 Oct. 14, 2021

Related U.S. Application Data

 (60) Continuation of application No. 16/695,408, filed on Nov. 26, 2019, now Pat. No. 10,998,142, which is a (Continued)

(52) U.S. CI . CPC HOIG 11/60 (2013.01) ; HOIG 7702 (2013.01); H01G 11/22 (2013.01); H01G $11/52$ (2013.01);

(Continued)

(58) Field of Classification Search CPC H01G 11/60; H01G 7/02; H01G 11/22; H01G 11/52; H01G 11/58; H01G 11/84; (Continued)

(10) Patent No.: US 11,508,533 B2
(45) Date of Patent: Nov. 22, 2022

(45) Date of Patent:

(56) References Cited

U.S. PATENT DOCUMENTS

(Continued)

(21) Appl. No.: $17/245,885$ Primary Examiner — Michael P McFadden (74) Attorney, Agent, or Firm - DeLio Peterson &

(22) Filed: **Apr. 30, 2021** Curcio LLC; David R. Pegnataro

A capacitor includes a first metal layer disposed on a wafer or substrate , a first polarized dielectric layer above the first aligning molecular dipoles throughout a three-dimensional surface area of a polarizable dielectric material during polarization by applying a momentary electric field of positive or negative polarity, a second metal layer disposed on the first polarized dielectric layer to electrically isolate the first polarized dielectric layer, and a second polarized dielectric layer above the second metal layer, the second polarized dielectric layer comprising a plurality of electrets formed by aligning molecular dipoles throughout a three-
dimensional surface area of a polarizable dielectric material during polarization by applying a second momentary electric field of opposing polarity . A plurality of alternating polarized dielectric layers and metal layers may be arranged in series to form a stack, with an internal passivation layer disposed between each stack.

12 Claims, 6 Drawing Sheets

Related U.S. Application Data

division of application No. $15/942,705$, filed on Apr.
2, 2018, now abandoned.
(60) Provisional application No. $62/556,640$, filed on Sep.
11, 2017, provisional application No. $62/511,727$,
filed on May 26, 2017.

- (52) U.S. Ci . CPC HOIG 11/58 (2013.01) ; HOIG 11/84 (2013.01); HUIG 11/86 (2013.01); HUIL
bits (2012.01) ; HOIL 51/8007 (2012.01) 28/40 (2013.01); HOIL 51/000 / (2013.01); $H01L$ 51/05 (2013.01)
- (58) Field of Classification Search CPC H01G 11/86; H01L 28/40; H01L 51/0007; HO1L 51/05

See application file for complete search history.

(56) References Cited

U.S. PATENT DOCUMENTS

FOREIGN PATENT DOCUMENTS

264/436 * cited by examiner

FIG. 1

FIG. 2

FIG. 3

FIG. 4

FIG. 5

FIG. 6

Sheet 6 of 6

field, whereas a battery stores its potential energy in a using semiconductor fabrication techniques. The high sur-
chemical form. The technology for chemical storage cur- face area dielectric material has a dielectric con chemical form. The technology for chemical storage cur-
rate area dielectric material has a rently yields greater energy densities (capable of storing range of about 10^9 to about 10^{11} . more energy per weight) than capacitors, but batteries 25 In one or more embodiments, the polar organic solvent require much longer to charge.

tors to replace batteries in many applications (e.g., electric about three percent (3%) to about twenty percent (20%) vehicles and other modes of transportation including planes electrolyte, about three percent (3%) to abo or trains, cell phones, backup storage for utilities, windmills, 35 (20%) dielectric material, and about sixty percent (60% and any other type of electrical facility) because capacitors about ninety-four percent (94%) pola can be charged and discharged very rapidly and last for In another aspect, the present invention is directed to a many thousands, even millions of cycles. Whereas, batteries method of forming a high energy density capacito typically charge very slowly and last only a couple thousand prising: providing a substrate, providing a positive electrode
full cycles at most, and much less if discharged more than 40 disposed on the substrate and a nega fifty percent (50%) each cycle. Further, capacitors are not the positive electrode, providing at least one intermediate
hazardous and do not have any of the safety issues typically dielectric layer disposed between the pos hazardous and do not have any of the safety issues typically associated with batteries.

provide an improved capacitor having a higher energy polar organic solvent onto the substrate using semiconductor
density.
It is another object of the present invention to provide an improved capacitor having a three-dimen

It is yet another object of the present invention to provide
and improved intermediate dielectric layer may
an improved method of forming a capacitor utilizing stan-
be aligned such that the polarized dielectric layer oppo an improved method of forming a capacitor utilizing stan-
dard semiconductor fabrication techniques by adding a electric field created between the positive and negative

supplemental apparatus to aid in polarization alignment. 60 electrodes while charging.
Still other objects and advantages of the invention will in Theorem or more embodiments, the method may include
part be obvious and wil

which is directed to a high energy density capacitor com-
prising a substrate and at least one dielectric layer disposed the intermediate dielectric layer may be a polar protic

HIGH ENERGY DENSITY CAPACITOR between a positive electrode and a negative electrode. A
SYSTEM AND METHOD metal layer is deposited on each of the dielectric layers for metal layer is deposited on each of the dielectric layers for attachment to the poles of the electrodes . The positive and RELATED APPLICATIONS negative electrodes extend along a height of the capacitor
5 and have poles in an alternating arrangement around an edge
5 and have poles in an alternating arrangement around an edge
5 thereof, such th This application claims priority to U.S. Provisional Patent thereof, such that the positive and negative electrodes are

nulligation No. 62/511 727 filed May 26, 2017, and U.S. attached to periodic metal layers deposited Application No. 62/511,727 filed May 26, 2017, and U.S. attached to periodic metal layers deposited on each of the
Provisional Patent Application No. 62/556 640 filed Sep 11 intermediate dielectric layers. Each intermediat Provisional Patent Application No. 62/556,640 filed Sep. 11, intermediate dielectric layers. Each intermediate dielectric
2017 the entire disclosures of which are incorporated herein layer is polarized such that its dipole 2017, the entire disclosures of which are incorporated herein layer is polarized such that its dipoles are aligned in an by reference.

positive and negative electrodes while charging.

BACKGROUND OF THE INVENTION

1. Field 1. Field of the Invention passivation layers disposed between each capacitor stack, 15 wherein a stack consists of a plurality of intermediate of the present invention relate generally to dielectric layers and metal layers

Embodiments of the present invention relate generally to
energy to the present invention relate generally to
energy storage.
2. Description of Related Art
2. Description of Related Art
2. Description of Related Art
2. Desc The potential energy in a capacitor is stored in an electric electrolyte and the polar organic solvent onto the substrate left, whereas a battery stores its potential energy in a using semiconductor fabrication techniques.

may be a polar protic solvent selected from the group

Prior art ultra-capacitors have energy densities far below

comparably sized batteries of any modern chemistry on the

market. The highest energy density ultra-capaci

negative electrode, and providing a metal layer deposited on each of the at least one intermediate dielectric layers . Each SUMMARY OF THE INVENTION 45 intermediate dielectric layer is comprised of a high surface
area dielectric material, an electrolyte and a polar organic Bearing in mind the problems and deficiencies of the prior solvent, and is formed by depositing sequential layers of the art, it is therefore an object of the present invention to high surface area dielectric material, the

negative electrodes to extend along a height of the capacitor such that the poles of the electrodes are in an alternating surface. such that the poles of the electrodes are in an alternating A further object of the invention is to provide an improved arrangement around an edge thereof, and attaching the capacitor by substantially increasing t "k", while shrinking the distance between the plates. deposited on each of the at least one intermediate dielectric
It is yet another object of the present invention to provide layers. The dipoles of each intermediate diel

specification. metal layers arranged in series to form a stack, and providing
The above and other objects, which will be apparent to at least one internal passivation layer disposed between each
those skilled in the art, a metal layers arranged in series to form a stack, and providing

the intermediate dielectric layer may be a polar protic

COH, C_3H_8O , C_2H_6O , CH_3OH , CH_3COOH , and H_2O . In and is not to be taken as a limitation of the invention. For other embodiments, the polar organic solvent may be a polar example, words such as "upper," "lower," other embodiments, the polar organic solvent may be a polar example, words such as "upper," "lower," "left," "right," aprotic solvent selected from the group comprising C_3H_6O , "horizontal," "vertical," "upward," and "

The features of the invention believed to be novel and the 10 illustration. Any aspect or design described herein as " exem-
elements characteristic of the invention are set forth with plary" is not necessarily intended to particularity in the appended claims. The figures are for
illustration purposes only and are not drawn to scale. The
invention itself, however, both as to organization and
invention itself, however, both as to organization method of operation, may best be understood by reference to 15 Referring now to FIG. 1, an exemplary high energy
the detailed description which follows taken in conjunction density capacitor of the present invention is sho

dielectric layers, in accordance with disclosed embodiments and further includes a positive electrode 100, a negative of the present invention.
20 electrode 101, and a "stack" of five (5) capacitors 102, which

serial parallel arrays, in accordance with disclosed embodi-

having an alternating anode and cathode pole arrangement 25 that any number of capacitors may be implemented, in around the edge of the device in order to get the charge in series, in order to achieve the desired voltage p around the edge of the device in order to get the charge in series, in order to achieve the desired voltage per design and out quickly with minimal effective series resistance requirements, as will be described below. A pa

in accordance with disclosed embodiments of the present embodiments. Capacitor 201 is a single capacitor formed
35 with UDM and metal layers. Stack 202 depicts a stack of five

exemplary process for forming a capacitor in accordance 40 at one-fifth $(1/5^{th})$ the capacitance of a single capacitor. The vith embodiments of the present invention.

DESCRIPTION OF THE EMBODIMENT(S) 203 may be created until the is achieved.
In describing the embodiments of the present invention, 45 Capacitance is defined as:
reference will be made herein to FIGS. 1-7 of the drawings in which like numerals refer to like features of the invention. $C=(k\epsilon_0 A)/d$

The high energy density capacitor of the present invention where:
provides a solution for replacing slow charging, short-life C=Capacitance (Farads) batteries with quick charging, long-life capacitors. The so k=Dielectric multiplier method of forming the capacitor(s) of the present invention ϵ_0 =permittivity constant utilizes atomic layer deposition (ALD), metal ox cal vapor deposition (MOCVD), Electrospray, Sputtering, d=distance between plates (μ m)
3D printing and other semiconducting fabrication equipment The present invention produces a high capacitance to produce sub-micron thin layers and the capability for at 55 EDLC-type electrochemical capacitor by substantially least twelve (12) inch wafers and/or rectangular substrates, increasing the dielectric constant "k", while variety of generations and sizes. Wafers may also be sawed
 Referring now to FIG. 3, the capacitors' alternating anode
 Broom SEC 200 and cathode 301 pole arrangement around the edge of

by utilizing a large array of ALD machines and other way allows the charge in and out quickly with minimal standard semiconducting fabrication machinery, 3D printing effective series resistance (ESR). In larger capacitors, standard semiconducting fabrication machinery, 3D printing effective series resistance (ESR). In larger capacitors, addi-
and robotic automation to apply up to thousands of layers tional positive and negative electrodes ma

 $3 \hspace{1.5cm} 4$

solvent selected from the group comprising NH_3 , (CH_3) Certain terminology is used herein for convenience only COH, C, H_aO, C_n, OH, CH, COOH, and H_aO, In and is not to be taken as a limitation of the invention. Fo $\overline{CH_3}$ /NCH, CH₃CN, C₂H₆OS, CH₂Cl₂, C₄H₈O, and ⁵ describe the configuration shown in the drawings. For pur-
C₄H₈O₂.
the drawings to identify similar elements.

BRIEF DESCRIPTION OF THE DRAWINGS Additionally, in the subject description, the word " exemplary" is used to mean serving as an example, instance or illustration. Any aspect or design described herein as "exem-

makes a 25 volt stack at one-fifth $(\frac{1}{5})^t$ the capacitance of a th the accompanying drawings in which:
FIG. 1 depicts a wafer or panel with layers of metal and deposited alternating layers of metal and dielectric layers, FIG. 2 depicts the capacitors of the present invention in makes a 25 volt stack at one-fifth $(\frac{1}{5}n)$ the capacitance of a rial parallel arrays, in accordance with disclosed embodi-
ingle instantiation, since the five ments.

The art that a "stack" of five

FIG. 3 depicts the capacitors of the present invention

capacitors is being shown for exemplary purposes only, and and out quickly with minimal effective series resistance

(ESR).

TG. 4 depicts the dielectric surface area of a capacitor in

TG. 4 depicts the dielectric surface area of a capacitor in

an ultra-dielectric material (UDM)

with UDM and metal layers. Stack 202 depicts a stack of five (5) capacitors in series lowers FIG. 6 depicts a deposition chamber used in an exemplary (5) capacitors in series. Putting capacitors in series lowers process for forming a capacitor in accordance with embodi-
the capacitance, but it is necessary to incr process for formulation in a capacity in a capacity of example herein, each capacitor 201 is rated at 5 FIG. 7 depicts a deposition chamber used in a second volts, therefore the stack 202 is rated up to 25 volts, albeit total capacitance is increased by arranging an array of stacks in parallel, because capacitors in parallel sum. Up to n stacks 203 may be created until the desired level of energy storage

to any shape or size and stacked to any height.

300 and cathode 301 pole arrangement around the edge of The instant invention takes advantage of these advances 60 the capacitor device is shown. Alternating poles in such a and robotic automation to apply up to thousands of layers tional positive and negative electrodes may be dispersed
per day to mass produce the capacitors in any shape or size. intermittently in the interior of the capacito The primary advantage that batteries currently have over 65 be arranged around the center of the device. As shown in the prior art capacitors is energy density. The capacitor of the side view of FIG. 3, the electrodes exte height of the capacitor array, even though these poles only

15

attach to the metal layers periodically. In one embodiment, TABLE 1 the electrodes 301 are attached to every fifth layer (as depicted in FIG. 1), in order to achieve 25 volt stacks. The unconnected layers may be masked to create a gap between the metal layers 501 and the electrodes 300, 301.

FIG. 4 depicts the dielectric surface area of an embodi-
ment of a capacitor of the present invention. Of particular note is that surface area " \mathbf{A} " is a three dimensional (3D) surface area, not 2D. The atomic layer of conducting atoms snuggle in around the dielectric atoms, forming a three 10 dimensional structure which yields a much higher surface area than just the 2D. It's the 3D surface area which in this case is the surface area for a bunch of half spheres, i.e. $\frac{1}{2}$ * (4 π r²) multiplied by the number of atoms or molecules in the length by width area.

FIG. 5 depicts the capacitor layer anatomy of one embodiment of the capacitor of the present invention, comprising anode and cathode metal layers 501 , with layers of high surface area dielectric material (such as silica) and positive and negative atomic layers disposed therebetween. FIG. $5\text{ }20$ illustrates how the dipoles 502 in the dielectric layer 500 illustrates how the dipoles 502 in the dielectric layer 500 TABLE 2 align with the electric field 503 of the capacitor, but in the opposite direction, which leads to a reduction in the total Electrolyte Materials field, an NaCL
capacitor can hold for a given voltage/applied field. As a 25
result, more charge can build up on the positive and negative
electrodes 501. The "k" in physics is determined by the
degree of polarization that the diele

charge to be stored on the plates.
The metal atoms with their conduction band and free electrons snuggle in around the hemispherical surfaces of the top of the dielectric layer (FIG. 4). Using pairs of high 35 voltage plates to align the dipoles, as will be described in equivalent to magnets; however, instead of aligning mag-
netic domains, the high energy density capacitor of the
netic dinole and the polar protic solvent, $NH₄CL$ is the electrolyte, and
netice dinole and the polar p present invention comprises aligning electric dipole 40 the polar protic solvent, $NH₄CL$ is the electrolyte, and silicon dioxide is the high surface area dielectric material. more detail below, the dielectric layers become "electrets,"

domains.
The present invention optimizes energy density by maxi-
mizing the operating voltage. Some polar organic solvents
sequential lavers onto the wafer or substrate to build up a mizing the operating voltage. Some polar organic solvents sequential layers onto the wafer or substrate to build up a have breakdown voltages three (3) to four (4) times higher half micron (0.5 um) layer of UDM material 1 half micron (0.5 µm) layer of UDM material 105 using
than distilled water, and some are in the 5V range at micron 45 semiconductor processing equipment and/or 3D printers.
thicknesses. By contrast, distilled water breakdow

capacitor may have a thickness of much less than 1 micron molar percentages of about three percent $(3%)$ to about (μm) to optimize energy density while increasing capaci-
wenty percent $(20%)$ electrolyte (Table 2), abou (μ m) to optimize energy density while increasing capaci-
twenty percent (20%) electrolyte (Table 2), about three
tance

The ultra-dielectric materials (UDM) utilized in one materials (Table 3), and about sixty percent (60%) to about
embodiment comprise a combination of a polar organic innety-four percent (94%) polar organic solvent (Table for their high dielectric constants and high dipole moments. Table 4 below reveals the high energy density of an In other embodiments, polar aprotic solvents work well also, embodiment of the capacitor of the present inven In other embodiments, polar aprotic solvents work well also, embodiment of the capacitor of the present invention using e.g., DMSO, KCl, and SiO₂ or DMSO, NaCl, and SiO₂, and a six (6) inch wafer and assuming k is at therefore it should be understood by those skilled in the art of the range of about 10^{10} . The UDM dielectric layer
that the present invention encompasses such alternative 65 thickness is 0.5 µm in this example. Stacks of a polar protic solvent. This embodiment in place series a 25 volt capacity with only 100 stacks.

Polar Protic/Aprotic Solvents				
Polar Solvents	Protic or Apriotic	Dielectric Constant	Dipole Moment	Break Down Volts ¹
Ammonia	protic	25	1.40 D	
t-Butanol	protic	12	1.70 _D	
t-Propanol	protic	20	1.68 D	
Ethanol	protic	25	1.69 D	
Methanol	protic	33	1.70 _D	
Acetic Acid	protic	6.2	1.74 _D	
Water	protic	80	1.85 D	$.8 - 1.2$
Acetone	aprotic	25	1.40 _D	
Dimethylformamide (DMF)	aprotic	12	1.70 _D	
Acetontrile (MeCN)	aprotic	20	1.68 D	
Dimethyl Sulfoxide (DMSO)	aprotic	25	1.68 D	
Dichloromethane	aprotic	9.1	1.50 _D	
Tetrahydrofuran (THF)	aprotic	7.5	1.75 D	
Ethyl Acetate	aprotic	6	1.78 D	

NaCL
NH₄CL KCI

thance.
The ultra-dielectric materials (UDM) utilized in one materials (Table 3), and about sixty percent (60%) to about

TABLE 4

15 may have a life cycle of more than 1,000,000 cycles even at n-ions 604, another layer of dielectric 603, a layer of p-ions deep discharge rates, e.g., eighty percent (80%) depth of 602, and another layer of dielectric 601 deep discharge rates, e.g., eighty percent $(80%)$ depth of 602, and another layer of dielectric 601 to insulate the p-ions discharge ("DoD"). The charge time for each capacitor may from the n-Electrode 600. This process r

storage for utilities, windmills, and any other type of electrical facilities.

In another embodiment, the wafers or substrates may be
the versed. As the Positive ions get close to the dielectric layer,
twelve (12") inch (~300 mm), but any size wafer or even
rectangular LED panels will work in ALD, MO rectangular LED panels will work in ALD, MOCVD and Positive ions and align them overhead, creating smaller other semiconductor or 3D printing systems. Up to 370 dipoles. On each successive layer, the process of reversing mm×470 mm panels may be used to make rectangular 35 the chamber plate Voltage is repeated, selecting the other
capacitors. It is further contemplated by the present inven-
ionizing tip, as necessary. It is further contempl

In one embodiment according to the present invention is protons. In another embodiment, electrospray may be used a two solvent mixture of ethylene glycol and a polar organic 40 to deposit the ion layers. cosolvent from Table 1. Boric acid is dissolved in this It is contemplated that other low cost, high fidelity meth-
mixture with a carboxylic acid.

process for forming a capacitor in accordance with embodi-
ments of the present invention is shown in FIG. 6. Dipoles 45 coating, or screen printing. Generally, roll-to-roll coating
structures in each dielectric layer are

sition chamber external to the chamber and a high voltage
DC is applied. One capacitive plate takes on a high positive
Voltage and the other a high negative Voltage, to ensure that
the dipoles remain aligned while applying After each layer is completed, the dipoles will remain and/or rectangular substrates, like those used for LED panaligned after the external Electric Field is removed. Conse-
quently, the dielectric k value increases by sev quently, the dielectric k value increases by several orders of sizes. Wafers may also be sawed into any shape or size and magnitude and the breakdown voltages increase by an order 60 stacked to any height. The instant inve of magnitude or more over what is conventionally expected. of these advances by utilizing a large array of ALD machines
An advantage of this solid state deposition process is that and other standard semiconducting fabricat

process for forming a high energy density capacitor of the While the present invention has been particularly present invention is shown. In this process, the dipole described, in conjunction with specific embodiments, it i

In one embodiment, the Fumed Silica utilized was 7 nm structures are fabricated in a sandwich of alternating layers Aldrich powder.

Capacitors made in accordance with the present invention 605 disposed above the p-Electro Capacitors made in accordance with the present invention 605 disposed above the p-Electrode 606, then a layer of may have a life cycle of more than 1,000,000 cycles even at n-ions 604, another layer of dielectric 603, a la

be about 30 seconds for full recharge.

After the wafers or panels are processed, the capacitors

As shown in FIG. 7, a wafer or substrate is placed at the

may be sawed in various shapes and sizes and placed into the

bot may be sawed in various shapes and sizes and placed into the bottom of the deposition chamber, and aligned with the final packaging using activated carbon, graphene or other positive electrode or p-Electrode. The first lay final packaging using activated carbon, graphene or other positive electrode or p-Electrode. The first layer of ions is type electrodes.
 $\frac{1}{20}$ deposited by filling the chamber with ionic gas and placing These capacitors may be used in electric vehicles (EVs) a High Voltage plate inside the chamber beneath the sub-
and charged using a "Capacitive Wireless Charging System strate or wafer, as well as placing a High Voltage p and Method," as described in patent application Ser. No. having an opposite voltage above and external to the cham-
62/511,754, filed May 26, 2017, by the same inventor, which ber, to create a strong Electric Field by appl 62/511,754, filed May 26, 2017, by the same inventor, which ber, to create a strong Electric Field by applying a DC may be easily installed in existing service stations. Other 25 Voltage. The stronger the Electric field applications for the improved high energy density capacitor densely the layer of ions is able to be packed. Next, the of the present invention include not only vehicles, but other chamber is cleared, and a dielectric layer of the present invention include not only vehicles, but other chamber is cleared, and a dielectric layer is applied to hold modes of transportation including planes or trains, backup the ions (up to five atomic layers may the ions (up to five atomic layers may be required), before removing the Electric field. The chamber is then flooded cal facilities.
In another embodiment, the wafers or substrates may be reversed. As the Positive ions get close to the dielectric layer, in the future.
In one embodiment according to the present invention is protons. In another embodiment, electrospray may be used

A deposition chamber used in an exemplary solid state technologies that may be suitable for producing dielectric process for forming a capacitor in accordance with embodi-
layers of appropriate thickness include spin-coati

many layers may be built up to make very large capacitors. 3D printing and robotic automation to apply up to thousands
Referring now to FIG. 7, an atomic layer deposition of layers per day to mass produce the capacitors of

10

evident that many alternatives, modifications and variations
will be apparent to those skilled in the art in light of the
foregoing description. It is therefore contemplated that the
foregoing description. It is therefore

-
-
- a first metal layer disposed on the wafer or substrate; $\frac{10}{\text{at least one in}}$ a first polarized dielectric layer above the first metal layer,
- the first polarized dielectric layer comprising a plurality and the first polarized dielectric layer state in the first and second polarized dielectric layers are arranged in parallel. throughout a three-dimensional surface area of polarized $\frac{8}{2}$. The capacitor of claim 1 wherein the first and second izable dielectric material during polarization by apply- 15 polarized dielectric layers are arrange
- a second metal layer disposed on the first polarized
dielectric fields.
dielectric layer, and
accord metal and second metal
and second momentary electric fields is selected dependent
accord relative layer shows the accord 20
- polarizable dielectric material during polarization by ²⁵ needed to be polarized.

applying a second momentary electric field of opposing

polarizable dielectric material during polarization by ²⁵ needed to be polarize

2. The capacitor of claim 1 wherein the polarizable
dielectric material comprises a high K dielectric material and the sequential
dielectric material comprises a high K dielectric material are deposited using
 $\frac{1}{2}$. T

3. The capacitor of claim 2 wherein each layer of polar- $\frac{30 \text{ layers}}{40 \text{ hours}}$ is experient in the dielectric material is comprised of high K material in the $K > 1000$ range.

Thus, having described the invention, what is claimed is: $\begin{array}{c} 6.$ The capacitor of claim 1 further comprising: a plurality of alternating polarized dielectric layers and \end{array} 1. A capacitor, comprising.

a wafer or substrate;

a plure polarization of a plure polarization of a plure polarization of alternating polarization of a stack; and

at least one internal passivation layer disposed between

15 polarized dielectric layers are arranged in series.

Each checked material dating polarization by apply
in the capacitor of claim 1 wherein each polarized
ing a momentary electric field of positive or negative
dielectric material has a dielectric constant in the range of
po

a second polarized dielectric layer above the second metal and second momentary electric fields is selected dependent
layer the second polarized dielectric layer comprising upon whether the first and second layers of polar layer, the second polarized dielectric layer comprising upon whether the first and second layers of polarizable
one or more electric formed by aligning molecular dielectric material are arranged in parallel or in series, a one or more electrets formed by aligning molecular dielectric material are arranged in parallel or in series, and dipoles throughout a three-dimensional surface area of further dependent upon direction the first or second