

(19)
(12)

(KR)
(B1)

(51) 。 Int. Cl. ⁷
G11C 29/00

(45)
(11)
(24)

2002 10 18
10 - 0356774
2002 10 02

(21) 10 - 2000 - 0069533
(22) 2000 11 22

(65) 2002 - 0039743
(43) 2002 05 30

(73) 3 416

(72) 567 - 24

24

(74)

:

(54)

가 ; , 2 , 1 1
 . , 2 .
 . , DC .

1 ;

2 1 ;

3 2 ;

4 2 ;

5 3 ;

6 5 ;

7 4 .

* *

100 - 400 :

, .

(,) , (,) , (,) , (,) , (,) .

(,) 가 , (,) (,) .

(,) (,) , / , (,) 가 (,) .

U.S. Patent No. 5,258,953 "SEMICONDUCTOR MEMORY DEVICE" , U.S. Patent No. 5,657,280 "DEFECTIVE CELL REPAIRING CIRCUIT AND METHOD OF SEMICONDUCTOR MEMORY DEVICE" U.S. Patent No. 5,723,999 "REDUNDANT ROW FUSE BANK CIRCUIT"

1 .

1 , (11), PMOS (12), (13) (NOR - type fuse bank) (,) (30) . (11) PMOS

(12) (13) (N0) (N0) (12) (nRchk) /
 (30) (14 - 24) NMOS (15 - 25) (nRcen)
 (14 - 24) NMOS (15 - 25)

(11)가 (30) (14 - 24) (,)
 (A0,nA0,A1,nA1,A2,nA2) (3
 0) NMOS (15 - 25) (N0)

(11) (30) (14 - 24) (,)
 (nA0 - nA2) (16,20,24) (A0 - A2) (A0 - A2)
 (14,18,22) (N0) (11) PMOS (12) (N0)
 (13) 가 (nRcen)가 (,) (,)

(,) (A0 - A2)
 가 PMOS (12) NMOS (N0)
 (N0) (nRcen) (30) NMOS

가 DC 가 ,
 가

가 DC

()

1
 2 ;
 2
 1 , 2

NMOS 1 2 1 NMOS 2
 NMOS 1 2

NMOS 1 2 1 NMOS 2
 NMOS 1 2 NMOS

가

()

가 , 가 DC 가

()

2 1

2 (100) (N1) PMOS (41) (nRp) (Ren) (41), (N1) PMOS (42), (42) (N1) (42) (41)

(N1) MOS (43) NMOS (44) NMOS (45,46) (46) (100b) (N1) (45) (46) (nA0,A0) (100b,100c) (100) (100a,100b,100c) (100a,100b,100c) (100a) (43) NMOS (100b) (100a) (44) NMOS (100a) (44) N (100b) (100a) NMOS 가 , 2 (100a)

3 2

(A0 - A2) (43,47,51) (44,48,52) (A0 - A2)가 "000" 가 (nA0 - nA2) 가 (100)

3 (nRp)가 (46,50,54) nA0 - nA2 (N1) PMOS (41) (A0 - A2)가 (45,49,53) "111" (100) NMOS (43 45 47 49 51 53)가 (Ren)가

"010" (100b) 가 2 NMOS (50) (100a,100c) 가 NMOS (49) DC 가 DC 가 (100)

4 2 (200) (N2) PMOS (55) (56), (56), (N2) (56) (N2) (N2) (56) (Ren) PMOS (55)

(200) (200a,200b,200c) (200a,200b,200c) (200a) (58,60) (200a) NMOS (57,59) (20) (N2) (57,59) (58,60) (200b) (200a) NMOS (57,59) (A0,nA0) (200b,200c) (200a) 가 , 4

(,)
(200a,200b,200c) (60,64,68) (A0 - A2)가 "000" 가
가 (200) (58,62,66)

(nRp)가 (N2) PMOS (55) "0
00" (A0 - A2)가 (200) NMOS (57,61,65)
NMOS (59,63,67) "111"
(N2) (nA0 - nA2)
(58 59 62 63 66 67)
가 (Ren)가

"010" 가 4 (200)
(200b) NMOS (61) NMOS (63)
(100a,100c) 가
DC 가 DC 가 (200)

5 3

5 NMOS (69), (82),
(300) NMOS (69) (N3)
(N3) (Rn) (82) (N3)
(N3) (Rn) NMOS (69)

5 (300) (300a,300b,300c)
(300a,300b,300c) (N3)
(300a) (70) PMOS (72) 2 2 PMOS
(300b) (300a) (71) PMOS
(73) (300b) (70) PMOS
(72) (300b) (71) PMOS
(73) (300a) PMOS (72,73)
(nA0,A0) 가 5
(300b,300c) (100a)

6 5

(70,74,78) (71,75,79) (A0 - A2)가 "000" 가 (A0 - A2) (nA0 - nA2) (300) 가

(Rn)가 (73,77,81) (N3) NMOS (69) (300) PMOS (nA0 - nA2) (72,76,80) "111" (71 73 75 77 79 81)가 (nRen)가

"010" (300b) 가 5 PMOS (77) PMOS (300) (76) DC 가 (300a,300c) 가 DC 가 (300)

7 4 (400) NMOS (83) NMOS (83), (84), (N4) (Rn) (N4) (84) (N4) (84) PMOS (83) (84)

(400) (400a,400b,400c) (400a,400b,400c) (400a) (86,88) 2 2 PMOS (400b) (400a) PMOS (85,87) (85,87) (86,88) (400a) PMOS (85,87) (A0,nA0) (400b,400c) (400a) 가 , 7

(400a,400b,400c) (86,90,94) 가 (A0 - A2)가 "000" 가 (88,92,96) (400)

0" (Rn)가 (A0 - A2)가 (N4) NMOS (83) "00
 PMOS (87,91,95) "111" (400) PMOS (85,89,93)
 (N4) (85 88 89 92 93 96)가 (nA0 - nA2)
 (nRen)가

"010" (400b) 가 7 (400)
 PMOS (89) PMOS (91)
 (400a,400c) 가
 DC 가 DC 가 (400)

가 DC

(57)

1.

1 ; 1

2

2

2.

1 ,

1 , 2

3.

2 ,

1 2 1 NMOS 2 NMOS
 , 1 2 NMOS 1

2

4.

2 ,

1 2 1 NMOS 2 NMOS

1 2

5.

3 4 ,

1 2 NMOS

6.

1 ,

1 , 2

7.

6 ,

1 2 1 PMOS 2 PMOS

1 2 1 2

8.

6 ,

1 2 1 PMOS 2 PMOS

1 2 PMOS

9.

7 8 ,


1 2 PMOS

10.


1 ,

가


1
(종래 기술)




2




3




4



5



6



7

