

US006882212B2

(12) United States Patent

Balakrishnan

(10) Patent No.: US 6,882,212 B2 (45) Date of Patent: Apr. 19, 2005

(54) METHOD AND APPARATUS FOR EXTENDING THE SIZE OF A TRANSISTOR BEYOND ONE INTEGRATED CIRCUIT

- (75) Inventor: Balu Balakrishnan, Saratoga, CA (US)
- (73) Assignce: **Power Integrations, Inc.**, San Jose, CA (US)
- (*) Notice: Subject to any disclaimer, the term of this patent is extended or adjusted under 35 U.S.C. 154(b) by 68 days.
- (21) Appl. No.: 10/441,790
- (22) Filed: May 16, 2003

(65) **Prior Publication Data**

US 2004/0227561 A1 Nov. 18, 2004

- (51) Int. Cl.⁷ H03K 17/687
- (52) U.S. Cl. 327/434; 327/108; 327/564

(56) References Cited

U.S. PATENT DOCUMENTS

5,428,287	Α	*	6/1995	Agiman	323/284
5,432,471	Α	*	7/1995	Majumdar et al	327/380
5,461,303	Α		10/1995	Leman et al	323/222
5,500,616	Α	*	3/1996	Ochi	327/310

5,631,494	Α	*	5/1997	Sakurai et al 257/572
5,675,297	Α	*	10/1997	Gose et al 332/109
5,796,278	Α	*	8/1998	Osborn et al 327/108
5,838,181	Α	*	11/1998	Hesterman 327/175
5,947,691	Α	*	9/1999	Brown et al 417/44.1
6,259,292	B1	*	7/2001	Congdon 327/206
6,339,262	B 1	*	1/2002	Igarashi et al 307/39
6,380,644	B1	*	4/2002	Iliasevitch 307/130
6,531,895	$\mathbf{B1}$	*	3/2003	Barrett et al 326/82

* cited by examiner

Primary Examiner-Timothy P. Callahan

Assistant Examiner-Hai L. Nguyen

(74) Attorney, Agent, or Firm—Blakely Sokoloff Taylor & Zafman LLP

(57) **ABSTRACT**

A technique for extending the size of a power transistor beyond one integrated circuit. In one embodiment, a method of extending the size of a power transistor beyond one integrated circuit includes a master integrated circuit comprising a master control circuit, master driver circuit and master semiconductor switch and one or more slave integrated circuits comprising a slave semiconductor switch and a slave driver circuit. In one embodiment the master semiconductor switch terminals are coupled to the corresponding slave semiconductor switch terminals. In one embodiment the master driver circuit input and slave driver circuit inputs are coupled to be driven by a control signal being the output of the master control circuit.

45 Claims, 2 Drawing Sheets





FIG. 1



FIG. 2



FIG. 3

5

10

METHOD AND APPARATUS FOR EXTENDING THE SIZE OF A TRANSISTOR BEYOND ONE INTEGRATED CIRCUIT

BACKGROUND OF THE INVENTION

1. Field of the Invention

The present invention relates generally to integrated circuits and, more specifically, the present invention relates to integrated circuits that include power transistors.

2. Background Information

Electronic circuits using power transistors have to be designed according to the rating or size of the power transistors being used. The size of the power transistors 15 being used influences their power handling capability, which is specified by the power transistor manufacturers. Since the packages used to house power transistors are limited in size by physical and economic constraints, the size of the power transistors that can be contained in a single package is 20 similarly limited. To effectively extend the size of power transistors where necessary, it is therefore common to design electronic circuits using power transistors with two or more power transistors coupled together. The resulting combination of power transistors is typically controlled with a single 25 control circuit consisting of control circuitry and a single driver circuit to drive the power transistors. Circuits using two or more power transistors coupled in this way require careful use of driver and control circuits, in addition to careful circuit board layout, appropriate to the characteris- 30 tics of the type of power transistor being used.

Integrated circuits are available that integrate control circuitry, drivers and power transistors. The size of the power transistors used in these integrated circuits is also limited by the packages used to house the integrated circuits. ³⁵ In this case, coupling of additional external power transistors is usually not possible since the integrated power transistor driver circuitry is typically dedicated to the integrated power transistor and no means is provided for the user to access the necessary driver circuitry outputs. With integrated circuits where the outputs of the integrated power transistor driver circuitry are made available, the size and number of external power transistors that can be driven by the integrated driver circuitry is limited by the size of this integrated power transistor driver circuitry. ⁴⁵

SUMMARY OF THE INVENTION

A circuit for extending the size of a power transistor is disclosed. In one embodiment an apparatus according to the teachings of the present invention includes a first power 50 transistor on a first integrated circuit chip. The first power transistor has two output terminals and a control terminal. The apparatus also includes a first driver circuit on the first integrated circuit chip. The first driver circuit has a first driver circuit input and a first driver circuit output. The first 55 driver circuit output is coupled to drive the control terminal of the first power transistor. The apparatus further includes a second power transistor on a second integrated circuit chip. The second power transistor has two output terminals and a control terminal. The apparatus also includes a second driver 60 circuit on the second integrated circuit chip. The second driver circuit has a second driver circuit input and a second driver circuit output. The second driver circuit output is coupled to drive the control terminal of the second power transistor. The two output terminals of the first power 65 transistor are coupled to the two output terminals, respectively, of the second power transistor. The first and

second driver circuit inputs all coupled to be driven by a single control signal. Additional features and benefits of the present invention will become apparent from the detailed description and figures set forth below.

BRIEF DESCRIPTION OF THE DRAWINGS

The present invention detailed illustrated by way of example and not limitation in the accompanying figures.

FIG. 1 is a schematic illustrating a circuit where the size of the power transistor has been extended by coupling two power transistors to be driven by a single power transistor driver circuit.

FIG. 2 is a schematic illustrating one embodiment of a circuit wherein the size of the power transistor has been extended by coupling a plurality of integrated circuits in accordance with the teachings of the present invention.

FIG. 3 is a schematic illustrating another embodiment of a circuit wherein the size of the power transistor has been extended by coupling a plurality of integrated circuits in accordance with the teachings of the present invention.

DETAILED DESCRIPTION

A novel technique to extend the size of a power transistor (or semiconductor switch) is disclosed. In the following description, numerous specific details are set forth in order to provide a thorough understanding of the present invention. It will be apparent, however, to one having ordinary skill in the art that the specific detail need not be employed to practice the present invention. In other instances, wellknown materials or methods have not been described in detail in order to avoid obscuring the present invention.

In general, a simple and novel technique for extending the size of a power transistor is provided according to embodiments of the present invention by coupling together two or more integrated circuits chips, each of which includes at least a power transistor and power transistor driver circuitry. A control circuit is part of one of the integrated circuits and includes an output that is a control signal. The control signal is coupled to be an input to the power transistor driver circuitry of the two or more integrated circuits that are coupled together. In coupling two or more integrated circuits in this way, the power transistor driver circuitry is extended as appropriate to the extension of the power transistor in accordance with the teachings of the present invention.

To illustrate, FIG. 1 shows a schematic of a circuit where two power transistors 100 and 101 are coupled together with a common connection to a load 115. Since power transistors 100 and 101 are not part of any integrated circuit, they are often described as discrete power transistors. In this way, the effective size of the power transistor is extended. Output terminals, 118 and 121, of power transistors 100 and 101 are coupled together. Output terminals, 119 and 122, of power transistors 100 and 101 are coupled together. Control terminals 120 and 123 of power transistors 100 and 101, respectively, are coupled together through resistors 102 and 103. Resistors 102 and 103 are in turn coupled together to driver circuit output 109 of driver circuit 104.

In the example shown, driver circuit **104** is part of an integrated circuit **106** having a power source terminal **111**, a ground terminal **110** and coupled to receive an input signal **114** at terminal **124**. The integrated circuit **106** further includes a control circuit **105**. Control circuit **105** can for example be a pulse width modulator (PWM) controller in a power conversion circuit or any other suitable controller applied to control power transistors in an electronic circuit.

10

50

When coupling discrete power transistors as shown in FIG. 1, it is important to take account of the electrical characteristics of these power transistors. For example, the use of resistors 102 and 103 coupled between driver 104 output and power transistor control terminals 120 and 123, is important to reduce oscillations that can otherwise occur when driver 104 is driving the control terminals 120 and 123 on and off. Furthermore, it is important to minimize the difference in physical length of connections 107 and 108 and connections 125 and 116. These connections have parasitic inductance and capacitance elements that influence the switching speed at turn on and turn off of power transistors 100 and 101. In order to ensure efficient switching of power transistors 100 and 101, the matching of these parasitic elements is important and the physical layout of the circuit requires careful attention. The physical area of the loops set up between the decoupling capacitor 112 positive terminal 126, the control terminals, 120 and 123 of power transistors 100 and the return connections 116 ands 125 to capacitor 116 negative terminal 127, also needs to be minimized and 20 matched to reduce the influence of parasitic inductance and capacitance elements in these loops.

In addition to the physical layout considerations above, the drive capabilities of the drive circuit 104 limits the number of discrete power transistors that can be configured $_{25}$ as shown in FIG. 1. Each discrete power transistor control terminal requires electrical energy to be driven according to the requirements and the maximum capability of driver circuit 104 to deliver this electrical energy limits the number of discrete power transistors that can be connected to extend 30 the power transistor size.

FIG. 2 shows generally one embodiment of a circuit in accordance with the teachings of the present invention. As shown, integrated circuit chip 209 includes a power transistor 201, a driver circuit 203 and a control circuit 204. 35 Integrated circuit chip 208 includes a power transistor 200 and a driver circuit 202. In common with the configuration of FIG. 1, the output terminals 214 and 215 of power transistor 201 are coupled to the output terminals 210 and 211 respectively of power transistor 200 as shown. However, $_{40}$ the control signal output 229, of control circuit 204, is coupled to the inputs of driver circuits 203 and 202 as shown. The output of driver circuit 203 is coupled to the control terminal 223 of power transistor 201 and the output of driver circuit 202 is coupled to the control terminal 222 $_{45}$ of power transistor 200. In various embodiments, power transistors 200 and 201 may be implemented with field effect transistors (FETs), metal oxide field effect transistors (MOSFETs), bipolar transistors or other suitable types of devices

As shown in the depicted embodiment, the power source terminals 213 and 216 of integrated circuits 208 and 209 respectively are coupled to a single power source 221. However, the fact that the driver circuit 203 and power transistor 201 are both part of integrated circuit chip 209 55 allows the power source for integrated circuit chip 208 to be decoupled by capacitor 206 close to the integrated circuit chip 209. In turn, the fact that the driver 202 and power transistor 200 are both part of integrated circuit chip 208 allows the power source for integrated circuit chip 208 to be ₆₀ decoupled with capacitor 205 close to integrated circuit chip 208.

The fact that these decoupling capacitors 205 and 206 can be located close to their respective integrated circuit chips 208 and 209 reduces the parasitic effects when driving the 65 respective power transistors 200 and 201, discussed above with relation to FIG. 1. In accordance with the teachings of

the present invention, the physical separation between integrated circuit chips 208 and 209 is therefore much less important than the physical separation between integrated circuit 106 and power transistors 100 and 101 in the circuit of FIG. 1, since the control signal coupled through connection 217 is typically a low power digital signal and therefore less prone to the parasitic effects of the higher power driver circuit output signal 109 in FIG. 1.

Furthermore, the integration of power transistor and driver circuits according to embodiments of the present invention means that the driver circuit size is extended in proportion to the extension of the power transistor. It is therefore possible to couple many more power transistors according to embodiments of the present invention than was previously possible with discrete power transistors being driven with a single drive circuit 104 as shown on FIG. 1.

The embodiment depicted in FIG. 2 can also be considered as including a master integrated circuit chip 209, having a master semiconductor switch 201 and master driver circuit 203 and a slave integrated circuit chip 208 having a slave semiconductor switch 200 and a slave driver circuit 202. The master slave description helps illustrate the fact that master integrated circuit chip 209 can be designed to integrate many or all control and protection functions necessary in the circuit 230.

For example, in one embodiment, master control circuit 204 includes a current sense circuit 231 which is used to sense the current flowing in master semiconductor switch 201 between master switch terminals, 214 and 215. If the master semiconductor switch is a metal oxide field effect transistor (MOSFET), the current may be sensed for example by master control circuit 204 current sense circuit 231 by sensing the voltage drop across the on-resistance of the master semiconductor switch 201 when it is on. When the voltage drop across the on-resistance of the master semiconductor switch 201 exceeds a threshold value, the MOSFET is normally switched off. Current sensed in the main semiconductor switch 201 can be used to control current flowing in the slave semiconductor switch 200, since the current flowing in master semiconductor switch 201 is representative of the current flowing in slave semiconductor switch 200 when both switches are on.

If for example the current sense circuit 231 of master control circuit 204 determines that the main semiconductor switch 201 should be turned off, the control circuit 204 master control signal 229 is also received by slave driver circuit 202 which in turn causes slave semiconductor switch 200 to be turned off. The same theory can be applied to other control functions such as thermal protection. For example, in one embodiment master control circuit 204 includes a temperature sense circuit 232 thermally coupled to sense the temperature master semiconductor switch 201. If master control circuit 204 temperature sense circuit 232 determines that the temperature of master semiconductor switch 201 is too high, the master control signal 229 will cause both master and slave semiconductor switches 200 and 201 to turn off to control the power dissipation in both semiconductor switches 200 and 201.

FIG. 3 shows generally another embodiment of a circuit in accordance with the teachings of the present invention. In the depicted embodiment, the circuit elements shown in FIG. 2 are shown in FIG. 3 in a boost converter circuit. The general configuration of the converter with input alternating current (AC) source 308, rectifier circuit 301, boost inductor 302, boost diode 303 and output bulk capacitor 307 will be familiar to one skilled in the art. In the configuration shown, the circuit is configured as a power factor correction (PFC) controller to perform a PFC function, the requirements of which will again be familiar to one skilled in the art.

In the illustrated embodiment, the input signal 220 to master integrated circuit chip 209 is derived from a combi-5 nation of current flowing through resistors 304 and 305, which provide the control signal required by master control circuit 204 to perform the PFC function. In one embodiment, the direct current (DC) output voltage 306 is generally used 10 to provide the input for a subsequent power conversion stage as shown. This power conversion stage could for example be a switched mode power supply. In one embodiment, power source 221 is derived from the power conversion stage or from a separate auxiliary power supply. It is appreciated that in other embodiments, master control circuit 204 may be 15 implemented in accordance with the teachings of the present invention may also be implemented in other designs including but not limited to switched mode regulators, alternating current (AC) to direct current (DC) power supplies, power amplifiers, motor control circuits, analog and digital audio 20 amplifiers or other suitable types of circuits.

As illustrated in the depicted embodiment, one other terminal **310** of the master control circuit **204** is coupled to a resistor **309**, which is further coupled to return **219** or ground. In one embodiment, master control circuit includes ²⁵ a current limit adjustment circuit **233** coupled to terminal **310** to control or adjust the current limit threshold of master control circuit **204**. This current limit adjustment circuit **233** need only be included in the master control circuit **204** of the master integrated circuit chip **209** since the master control signal **229** is applied to both master and slave driver circuits **203** and **204** respectively.

In the foregoing detailed description, the present invention has been described with reference to specific exemplary embodiments thereof. It will, however, be evident that various modifications and changes may be made thereto without departing from the broader spirit and scope of the present invention. For example, extending the size of a power transistor beyond on integrated circuit could be used in DC input as well as AC input circuits and is applicable to power amplifiers as well as the power conversion circuits discussed here. The present specification and figures are accordingly to be regarded as illustrative rather than restrictive.

What is claimed is:

1. An apparatus, comprising:

- a first power transistor on a first integrated circuit chip, the first power transistor having two output terminals and a control terminal; 50
- a first driver circuit on the first integrated circuit chip, the first driver circuit having a first driver circuit input and a first driver circuit output;
- a second power transistor on a second integrated circuit chip, the second power transistor having two output 55 terminals and a control terminal; and
- a second driver circuit on the second integrated circuit chip, the second driver circuit having a second driver circuit input and a second driver circuit output, the two output terminals of the first power transistor coupled to 60 the two output terminals, respectively, of the second power transistor, the first and second driver circuit inputs all coupled to receive a single control signal, the first driver circuit output coupled to drive the control terminal of the first power transistor to switch the first 65 power transistor with the single control signal and the second driver circuit output coupled to drive the control

6

terminal of the second power transistor to switch the second power transistor with the single control signal.

2. The apparatus of claim 1 wherein the first and second driver circuits are all coupled to be powered by a single power source.

3. The apparatus of claim **1** wherein the first and second power transistors comprise field effect transistors (FETs).

4. The apparatus of claim 3 wherein the first and second power transistors comprise metal oxide semiconductor field effect transistors (MOSFETs).

5. The apparatus of claim 1 wherein the first and second power transistors comprise bipolar transistors.

6. The apparatus of claim 1 wherein the single control signal is an output of a control circuit included on the first integrated circuit chip.

7. The apparatus of claim 6 wherein the control circuit comprises a current sense circuit coupled to the first power transistor to sense a current through the first power transistor, the control circuit coupled to control the current through the first power transistor and a current through the second power transistor with the single control signal.

8. The apparatus of claim $\mathbf{6}$ wherein the control circuit comprises a temperature sense circuit coupled to the first power transistor to sense a temperature of the first power transistor, the control circuit coupled to control power dissipation in the first and second power transistors with the single control signal.

9. The apparatus of claim 6 wherein the control circuit comprises a switched mode regulator circuit.

10. The apparatus of claim 6 wherein the control circuit comprises a power factor controller circuit.

11. The apparatus of claim 6 wherein the control circuit comprises an amplifier circuit.

12. The apparatus of claim 1 wherein the apparatus is included in a switched mode power supply.

13. The apparatus of claim 1 wherein the apparatus is included in an alternating current (AC) to direct current (DC) power supply.

14. The apparatus of claim 1 wherein the apparatus is $_{40}$ included in a direct current (DC) to DC power supply.

15. The apparatus of claim 1 wherein the apparatus is included in a power factor correction circuit.

16. The apparatus of claim 1 wherein the apparatus is included in a power amplifier circuit.

17. An apparatus, comprising:

- a master integrated circuit chip including a master semiconductor switch having two master switch terminals and a master control terminal, the master integrated circuit chip further including a master driver circuit having a master driver output and a master driver input, the master integrated circuit chip further including a master control circuit coupled to output a master control signal; and
- at least one slave integrated circuit chip including a slave semiconductor switch having two slave switch terminals and a slave control terminal, the at least one slave integrated circuit chip further including a slave driver circuit having a slave driver output and a slave driver input, the two master switch terminals of the master integrated circuit chip coupled to the two slave switch terminals of the at least one slave integrated circuit chip, the master driver input of the master integrated circuit chip and the slave driver input of the at least one slave integrated circuit chip coupled to recieve the master control signal, the master driver output coupled to drive the master control terminal of the master semiconductor switch to switch the master semicon-

40

ductor switch with the master control signal, the slave driver output coupled to drive the slave control terminal of the slave semiconductor switch to switch the slave semiconductor switch with the master control signal.

18. The apparatus of claim **17** wherein the master and the 5 slave driver circuits are all coupled to be powered by a single power source.

19. The apparatus of claim **17** wherein the master and the slave semiconductor switches comprise field effect transistors (FETs).

20. The apparatus of claim **19** wherein the master and the slave semiconductor switches comprise metal oxide semiconductor field effect transistors (MOSFETs).

21. The apparatus of claim **17** wherein the master control circuit comprises a current sense circuit coupled to the 15 master semiconductor switch to sense a current through the master semiconductor switch.

22. The apparatus of claim **21** wherein the current sense circuit is coupled to cause the master control circuit to turn off the master and slave semiconductor switches with the ²⁰ master control signal when the current through the master semiconductor switch exceeds a current limit threshold.

23. The apparatus of claim 21 wherein the current circuit is coupled to the two master switch terminals.

24. The apparatus of claim **21** wherein the current sense 25 circuit is coupled to detect a voltage drop across an on-resistance of the master semiconductor switch.

25. The apparatus of claim 17 wherein the master control circuit comprises a temperature sense circuit thermally coupled to the master semiconductor switch to sense a 30 temperature of the master semiconductor switch, the temperature sense circuit coupled to cause the master control circuit to control power dissipation of the master and slave semiconductor switches with the master control signal.

26. The apparatus of claim **17** wherein the master control 35 circuit comprises a switched mode regulator circuit.

27. The apparatus of claim 17 wherein the master control circuit comprises a power factor controller circuit.

28. The apparatus of claim **17** wherein the master control circuit comprises a digital amplifier circuit.

29. The apparatus of claim **17** wherein the apparatus is included in a switched mode power supply.

30. The apparatus of claim **17** wherein the apparatus is included in an alternating current (AC) to direct current (DC) power supply. 45

31. The apparatus of claim **17** wherein the apparatus is included in a direct current (DC) to DC power supply.

32. The apparatus of claim **17** wherein the apparatus is included in a power factor correction circuit.

33. The apparatus of claim **17** wherein the apparatus is 50 included in a digital power amplifier circuit.

34. A method, comprising:

generating a control signal to switch a first power transistor and a second power transistor;

receiving the control signal with a first driver circuit ⁵⁵ included in a first integrated circuit chip to generate a first drive signal from the control signal;

- driving the first power transistor included in the first integrated circuit chip with the first drive signal to switch the first power transistor with the control signal;⁶⁰
- receiving the control signal with a second driver circuit included in a second integrated circuit chip to generate a second drive signal from the control signal; and

driving the second power transistor included in the second integrated circuit chip with the second drive signal to switch the second power transistor with the control signal.

35. The method of claim **34** wherein corresponding output terminals of the first and second power transistors are coupled together.

36. The method of claim **35** wherein the first and second 10 power transistors are coupled to a single power source.

37. The method of claim **34** further comprising correcting a power factor of a circuit.

38. The method of claim **34** wherein generating the control signal to switch the first power transistor and the second power transistor further comprises generating the control signal with a control circuit included in the first integrated circuit chip.

39. The method of claim **38** further comprising sensing a current through the first power transistor, wherein the control signal is responsive to the current through the first power transistor.

40. The method of claim 38 further comprising sensing a temperature of the first power transistor, wherein the control signal is responsive to the temperature of the first power transistor.

41. A method, comprising:

generating a control signal to switch a master power transistor and at least one slave power transistor;

- receiving the control signal with a master driver circuit included in a master integrated circuit chip to generate a master drive signal from the control signal;
- driving the master power transistor included in the master integrated circuit chip with the master drive signal to switch the master power transistor with the control signal;
- signal with at least one slave driver circuit included in at least one slave integrated circuit chip to generate at least one slave drive signal from the control signal; and
- driving the at least one slave power transistor included in the at least one slave integrated circuit chip with the at least one slave drive signal to switch the at least one slave power transistor with the control signal.

42. The method of claim **41** wherein corresponding output terminals of the master and the at least one slave power transistors are coupled together.

43. The method of claim **41** wherein generating the control signal to switch the master power transistor and the at least one slave power transistor further comprises generating the control signal with a control circuit included in the master integrated circuit chip.

44. The method of claim 43 further comprising sensing a current through the master power transistor, wherein the control signal is responsive to the current through the master power transistor.

45. The method of claim **43** further comprising sensing a temperature of the master power transistor, wherein the control signal is responsive to the temperature of the master power transistor.

* * * * *