

(12) **United States Patent** (10) Patent No.:
 Chen et al. (45) Date of Pate

(54) STRUCTURE AND METHOD OF FORMING A PAD STRUCTURE HAVING ENHANCED **RELIABILITY**

- (71) Applicant: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY,
LTD., Hsinchu (TW)
- (72) Inventors: **Hsien-Wei Chen**, Sinying (TW) ; Ying-Ju Chen, Tuku Township (TW)
- (73) Assignee : TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY,
LTD., Hsinchu (TW)
- $(*)$ Notice: Subject to any disclaimer, the term of this patent is extended or adjusted under 35 U.S.C. 154(b) by 496 days.
- (21) Appl. No.: 14/253,170
-

Prior Publication Data

US 2014/0225253 A1 Aug. 14, 2014

Related U.S. Application Data

- (62) Division of application No. 12/762,558, filed on Apr.
19, 2010, now Pat. No. 8,723,325.
(60) Provisional application No. 61/175,984, filed on May
6, 2009.
-
- (51) Int. Cl.

(52) U.S. Cl. CPC H01L 24/13 (2013.01); H01L 24/03 (2013.01); H01L 24/05 (2013.01); H01L 24/11 (2013.01); H01L 21/76807 (2013.01); H01L 23/5329 (2013.01); H01L 2224/0345 20 Claims, 3 Drawing Sheets

US 9,911,707 B2

(45) Date of Patent: Mar. 6, 2018

(2013.01); HOIL 2224/03462 (2013.01); HOIL 2224/0401 $(2013.01);$

(Continued)

 (58) Field of Classification Search CPC H01L 2224/05147; H01L 21/76807; H01L 2224/05006; H01L 24/13; H01L 2924/3512; H01L 23/5329; H01L 24/03; H01L 24/05; H01L 24/11

See application file for complete search history.

(56) References Cited

U.S. PATENT DOCUMENTS

Primary Examiner — Tom Thomas

Assistant Examiner — Benjamin Tzu - Hung Liu

(22) Filed: **Apr. 15, 2014** *Assistant Examiner* — Benjamin Tzu-Hung Liu
(65) **Prior Publication Data** (74) *Attorney, Agent, or Firm* — Hauptman Ham, LLP

(57) ABSTRACT

An integrated circuit structure includes a substrate, and a first metal layer over the substrate. The integrated circuit structure further includes a second insulating layer over the first metal layer, the second insulating layer having a damascene opening and two via openings. The damascene opening has a first depth. The two via openings have a second depth greater than the first depth. The integrated circuit structure further includes a stress buffer having a flat upper surface extending from a first side of the stress buffer to a second side of the stress buffer, the first side and second side being parallel, the stress buffer having a thickness between
the upper surface of the stress buffer and the first metal laver. the thickness being less than the second depth and greater than the first depth. The integrated circuit structure further includes a second metal layer over the stress buffer.

-
- (52) U.S. Cl.
CPC H01L 2224/05006 (2013.01); H01L 2224/05019 (2013.01); H01L 2224/05022 (2013.01); H01L 2224/05124 (2013.01); H01L 2224/05147 (2013.01); H01L 2224/05184 (2013.01); H01L 2224/05572 (2013.01); H01L 2224/11849 (2013.01); H01L 2224/131 (2013.01); H01L 2924/0002 (2013.01); H01L 2924/00014 (2013.01); H01L 2924/014 (2013.01); H01L 2924/01005 (2013.01); H01L 2924/0105 (2013.01); H01L 2924/01006 (2013.01); H01L 2924/01013 (2013.01); H01L 2924/01015 (2013.01); H01L 2924/01019 (2013.01); H01L 2924/01022 (2013.01); H01L 2924/01024 (2013.01); H01L 2924/01029 (2013.01); H01L 2924/01033 (2013.01); H01L 2924/01049 (2013.01); H01L 2924/01073 (2013.01); H01L 2924/01074 (2013.01); H01L 2924/01078 (2013.01); H01L 2924/04953 (2013.01); H01L 2924/14 (2013.01); H01L 2924/30105 (2013.01); H01L 2924/3512 (2013.01)

(56) References Cited

U.S. PATENT DOCUMENTS

* cited by examiner

FIG. 2

FIG. 3

FIG. 4

FIG. 6

 $\overline{5}$

A PAD STRUCTURE HAVING ENHANCED
RELIABILITY

PRIORITY CLAIM

Ser. No. 12/762,558, filed Apr. 19, 2010, which claims invention. However, one having an ordinary skill in the art priority of U.S. Provisional Application No. 61/175,984, will recognize that the invention can be practiced priority of U.S. Provisional Application No. 61/175,984, will recognize that the invention can be practiced without filed May 6, 2009, which are incorporated herein by refer- ¹⁰ these specific details. In some instances, filed May 6, 2009, which are incorporated herein by refer- 10 these specific details. In some instances, well-known struc-
ence in their entireties.

semiconductor bond pad structures, and more particularly, to
a structure and method of forming a bond pad structure embodiment is included in at least one embodiment of the

and solder bump structures using flip chip technology con- 20 mroughout this specification are not necessarily all referring tinus to foce new challenges as semiconductor device neare to the same embodiment. Furthermore, tinue to face new challenges as semiconductor device geom-
eties continue to decrease in size. As a consequence of tures, structures, or characteristics may be combined in any etries continue to decrease in size. As a consequence of tures, structures, or characteristics may be combined in any
device miniaturization the RC time constant of the inter-
suitable manner in one or more embodiments. It device miniaturization, the RC time constant of the inter-
connection between active circuit elements increasingly
appreciated that the following figures are not drawn to scale; connection between active circuit elements increasingly appreciated that the following figures are not drawn to scale dominates the achievable chin speed-power product. One 25 rather, these figures are merely intended for dominates the achievable chip speed-power product. One 25 rather, these figures are merely intended for illustration.
challenge is the adoption of extreme low-k (ELK) dielectric FIG. 1 shows a cross-sectional view of a por reduce RC delay and parasitic capacitances. ELK dielectric manufacture according to an exemplary embodiment of the materials generally have dielectric constant (k) values of less present invention. The semiconductor device materials generally have dielectric constant (k) values of less present invention. The semiconductor device 10 includes a than about 2.5. However, as the k values decreases, as a 30 substrate 20 that may include an elemen than about 2.5. However, as the k values decreases, as a 30 substrate 20 that may include an elementary semiconductor general rule, the strength of the dielectric material decreases such as silicon, germanium, and diamo general rule, the strength of the dielectric material decreases such as silicon, germanium, and diamond. The substrate 20 and these ELK materials are mechanically much weaker may comprise a compound semiconductor such as s and these ELK materials are mechanically much weaker may comprise a compound semiconductor such as silicon than the conventional silicon dioxide lavers. Hence, many carbide, gallium arsenic, indium arsenide, indium phosthan the conventional silicon dioxide layers. Hence, many carbide, gallium arsenic, indium arsenide, indium phos-
ELK materials are highly susceptible to cracking or lack the phide, or a combination of these. The substrate strength needed to withstand some mechanical processes, 35 comprise an alloy semiconductor such as silicon germa-
such as when the bond pad structure is subjected to an all nium, silicon germanium carbide, gallium arsenic application of force. For example, during wire bonding tests,
the overlying bond pad receives a large bonding force
Furthermore, the substrate 20 may comprise a semiconduc-
causing defect formation or cracking of the under inter-metal dielectric (IMD) layers. These wire bonding and 40 As is understood by those skilled in the art, substrate 20 other bonding processes induce mechanical and temperature may include active and passive devices and other bonding processes induce mechanical and temperature may include active and passive devices and various conduc-
stress in and around the bond pad, including in the conduc-
tive layers and dielectric layers. As is show

subjected to thermal cycling during manufacturing, assem- 45 copper, copper alloy, tungsten aluminum, or alloys thereof
bly, packaging, testing, and handling, Furthermore, these and is formed by conventional processes incl bly, packaging, testing, and handling. Furthermore, these and is formed by conventional processes including barrier cracks may propose as a result of the differences in the layers (not shown) lining the interface of first cracks may propagate as a result of the differences in the layers (not shown) lining the interface of first insulating
coefficients of thermal expansion (CTE) between different layer 30 and first metal layer 40. First insu semiconductor chip materials. These cracks and peeling of comprises a dielectric material. The dielectric material may various layers under the bond pad can adversely affect 50 include silicon oxide, Fluorosilicate glass (various layers under the bond pad can adversely affect 50

apparent upon reading the following detailed description, there is a need for an improved bond pad structure and a method of fabrication that avoids the reliability issues asso- 55 material having a porous structure such as carbon doped
ciated with conventional bond pad structures. The method silicon oxide organo-silicate glass (OSG), ciated with conventional bond pad structures. The method silicon oxide, organo-silicate glass (OSG), Black Diamond®
should be low cost and use existing manufacturing equip- (Applied Materials of Santa Clara, Calif.), Xerog

ing detailed description, appended claims, and accompany . An etch stop layer (not shown) is then formed over

form the first insulating layer 30 and the first metal

form the first insulating layer 30 and the first metal

STRUCTURE AND METHOD OF FORMING
A PAD STRUCTURE HAVING ENHANCED ment of the present invention.

DETAILED DESCRIPTION

In the following description, numerous specific details are The present application is a divisional of U.S. application set forth to provide a thorough understanding of the present tures and processes have not been described in detail to avoid unnecessarily obscuring the present invention.

BACKGROUND Reference throughout this specification to "one embodi-
Reference throughout this specification to "one embodi-
And the specification of " one embodiment" or " an embodiment" means that a particular feature, The disclosure relates generally to the fabrication of 15 structure, or characteristic described in connection with the a structure and method of forming a bond pad structure
having enhanced reliability.
Semicondrotor bond pad structures having bond wires
and solder hum structures using this chin technology con- 20 throughout this specifica

pad structure of a semiconductor device 10 at a stage of manufacture according to an exemplary embodiment of the

stress in and around the bond pad, including in the conduc-
tive layers and dielectric layers. As is shown in FIG. 1, a top
tive and dielectric layers underlying the bond pad.
These cracks may also come about when the devi device performance and reliability.
For these reasons and other reasons that will become low-k materials can be defined as a dielectric material For these reasons and other reasons that will become low-k materials can be defined as a dielectric material parent upon reading the following detailed description. having its dielectric constant less than about 2.5. The extreme low-k materials may comprise a silicon oxide based
material having a porous structure such as carbon doped ment so that no investment in new equipment is needed. amorphous fluorinated carbon, Parylene, BCB (bis-benzo-
cyclobutenes), SiLK (Dow Chemical, Midland, Mich.), BRIEF DESCRIPTION OF THE DRAWINGS 60 polyimide, and/or other materials. The first insulating layer
30 may be formed by a Chemical Vapor Deposition (CVD)
invention will become more fully apparent from the follow-
or Plasma

g drawings in which:

FIGS. 1-6 show cross-sectional views of a portion of a layer 40 by conventional CVD processes, for example, bond pad structure of a semiconductor device at various LPCVD or PECVD. The etch stop layer may comprise silicon nitride (e.g., SiN, Si_3N_4), silicon oxynitride (SiON), insulating layer portion 75 to better act as a stress buffer and silicon carbide (e.g., SiC), and other materials. therefore resist cracking and peeling wh

further comprises a second insulating layer 50 formed over and testing processes. In other embodiments, the second
first metal layer 40 and first insulating layer 30. The second 5 insulating layer portion 75 is formed offfirst metal layer 40 and first insulating layer 30. The second 5 insulating layer portion 75 is formed off-center from the insulating layer 50 is a dielectric layer that comprises a middle of the trench opening 55 material such as for example, undoped silicate glass (USG),

material such as for example, undoped silicate glass (USG),

such phosphorous doped silicate glass (BSG),

phosphorous doped silicate glass (BSG),

phosphorous d such as for example, CVD, Physical Vapor Deposition 15 may also include soft baking, mask aligning, exposing such as for example, CVD, Physical Vapor Deposition 15 may also include soft baking, mask aligning, exposing (PVD (PVD), or spin coating to a thickness of from about 2,000 pattern, post-exposure baking, resist developing, and hard
Angstroms to about 15,000 Angstroms to allow formation of baking. The photolithography patterning may als Angstroms to about 15,000 Angstroms to allow formation of baking. The photolithography patterning may also be imple-
a damascene structure (e.g., dual, damascene) and subse- mented or replaced by other proper methods such a damascene structure (e.g., dual damascene) and subsemed or replaced by other proper methods such as mask-
quent polishing back of the second insulating layer 50 to less photolithography, electron-beam writing, ion-b quent polishing back of the second insulating layer 50 to less photolithography, electron remove a portion of a subsequently deposited metal layer 20 writing, and molecular imprint. remove a portion of a subsequently deposited metal layer 20 writing, and molecular imprint.

(e.g., copper/copper alloy). In other embodiments, the sec-

As is shown in FIG. 3, following a development step, a

ond insulati

dual damascene structure is formed in semiconductor device 25 layer 70 as a via mask in alignment to, and adjacent to, the 10. Dual damascene structures may be formed by several second insulating layer portion 75 in order approaches, such as via-first approach, trench-first approach, pattern to the second insulating layer 50. The second insulating layer 50 is etched down to expose a portion of the first buried-via approach (also called self-aligned dual-dama-
seene), and others. According to one exemplary embodiment metal layer 40. The second insulating layer 50 may be etched of the present invention, FIGS. $1-6$ show the formation of a 30 by dry etching using conventional dry (e.g., RIE) etching dual damascene structure in semiconductor device 10 chemistries. For example, an etching chemistry including
according to a trench-first approach. It is understood by fluorocarbons and/or perfluorocarbons together with oxy

the semiconductor device 10 by a method such as spin-on 70 by a conventional wet stripping and/or a dry ashing
coating. The photoresist layer is thereafter patterned to form process, a patterned second insulating layer 50 a trench pattern by using a photomask (mask or reticle). An trench opening 55 and a second damascene opening or via
exemplary photolithography patterning process may also opening 65 shown on either side of the second insul include soft baking, mask aligning, exposing pattern, post-40 layer portion 75 is formed and illustrated in FIG. 4.
exposure baking, resist developing, and hard baking. The With reference now to FIG. 5, prior to depositing replaced by other methods such as maskless photolithogra-

phy, electron-beam writing, ion-beam writing, and molecu-

(not shown) is deposited to line the damascene openings. lar imprint. After development, a patterned resist layer 60 is 45 The barrier layer may be deposited by a PECVD process and thereafter formed as is depicted in FIG. 1.

The second insulating layer 50 is etched using the pat-
TiN, WN, Cr, CrN, TaSiN, TiSiN, and WSiN. Following the terned resist layer 60 as a trench mask to transfer the trench
formation of the barrier layer, a copper seed l pattern to the second insulating layer 50. The insulating shown) may then be deposited over the barrier layer by a layer 50 may be etched by dry etching using conventional 50 PVD or CVD process, for example. A metal fillin dry (e.g., reactive ion etch, or RIE) etching chemistries, for
instance. For example, an etching chemistry including fluo-
then carried out to blanket deposit a second metal layer 80 instance. For example, an etching chemistry including fluo-
rocarbons and/or perfluorocarbons together with oxygen, to fill the damascene openings and embed the second rocarbons and/or perfluorocarbons together with oxygen, to fill the damascene openings and embed the second and optionally nitrogen, may be used in the dry etchback insulating layer portion 75 in the second metal layer 80. and optionally nitrogen, may be used in the dry etchback insulating layer portion 75 in the second metal layer 80. The process.

⁵⁵ second metal layer 80 may comprise copper, copper alloy,

a conventional wet stripping and/or a dry ashing process, for the copper bond pad comprises the first metal layer 40 and example a patterned second insulating layer 50 having a first the second metal layer 80. By embedding damascene opening or trench opening 55 is formed and lating layer portion 75 in a damascene structure and in the shown in FIG. 2. In accordance with the pattern formed in 60 copper bond pad (first metal layer 40 and second shown in FIG. 2. In accordance with the pattern formed in 60 the photomask, the trench opening 55 has a second insulatthe photomask, the trench opening 55 has a second insulate 80), the second insulating layer portion 75 acts as a stress ing layer portion 75 formed therein. According to one buffer. The semiconductor device 10 having this embodiment of the present invention, the second insulating is better able to withstand the stresses and thermal cycling
layer portion 75 is formed substantially in the middle of the that comes from bonding, manufacturing, trench opening 55. As will be explained further below, 65 aging, handling, and testing processes and is therefore better forming the second insulating layer portion 75 substantially able to resist cracks and peeling that m in the middle of the trench opening 55 allows the second

icon carbide (e.g., SiC), and other materials. therefore resist cracking and peeling when semiconductor
Still referring to FIG. 1, the semiconductor device 10 device 10 undergoes bonding, manufacturing, assembling,

ond insulating layer 50 can have a thickness of from about second patterned resist layer 70 is formed on semiconductor 7,000 Angstroms to about 10,000 Angstroms. 2000 Angstroms to about 10,000 Angstroms.
According to one embodiment of the present invention, a lating layer 50 is thereafter etched using the patterned resist lating layer 50 is thereafter etched using the patterned resist second insulating layer portion 75 in order to transfer the via metal layer 40. The second insulating layer 50 may be etched

formation of the barrier layer, a copper seed layer (not shown) may then be deposited over the barrier layer by a Following the removal of the patterned resist layer 60 by tungsten aluminum, or alloys thereof. It is understood that a conventional wet stripping and/or a dry ashing process, for the copper bond pad comprises the first me the second metal layer 80 . By embedding the second insubuffer. The semiconductor device 10 having this stress buffer able to resist cracks and peeling that may develop at the various layers under the bond pad.

narization process, for example Chemical Mechanical Pol-
ishing (CMP), is carried out to remove the excess portion of be practiced using existing manufacturing equipment so that ishing (CMP), is carried out to remove the excess portion of be practiced using existing manufacturing equipment so that the second metal layer 80 above the top of the damascene no investment in new equipment is needed. the second metal layer **80** above the top of the damascene
the interaction in the embedded.
following the planarization process, the thickness T1 of the circuit structure including a first metal layer over a substrate.
Sec planarized second metal layer 80. In some other embodi-
ments, the distance D is larger than the thickness T3.

semiconductor device 10, the process continues from the stress buffer having a flat upper surface extending from a
step shown in FIG $\,$ 5. A passivation layer 90 is deposited on first side of the stress buffer to a seco step shown in FIG. 5. A passivation layer 90 is deposited on first side of the stress buffer to a second side of the stress semiconductor device 10 above the second insulating layer buffer, the first side and second side b semiconductor device 10 above the second insulating layer buffer, the first side and second side being parallel, the stress
50 and the second metal layer 80. Following patterning and buffer having a thickness between the u 50 and the second metal layer 80. Following patterning and development by conventional photolithographic processes, 20 stress buffer and the first metal layer, the thickness being less passivation layer 90 has an opening formed therein exposing than the second depth and greater th passivation layer 90 has an opening formed therein exposing than the second depth and greater than the first depth. The a portion of second metal layer 80, in other words the contact integrated circuit structure further in a portion of second metal layer 80, in other words the contact integrated circuit structure further includes a second metal pad. Passivation layer 90 may be comprised of a material, layer over the stress buffer. pad. Passivation layer 90 may be comprised of a material, layer over the stress buffer.

such as undoped silicate glass (USG), silicon nitride (SiN), Another aspect of this description relates to an integrated

silicon dio

plurality of UBM (under bump metallurgy) layers 100 are 35 opening. The integrated circuit structure further includes a phurality of UBM (under bump metallurgy) layers 100 are 35 stress buffer between a portion of then deposited. UBM layers 100 are deposited by methods stress buffer between a portion of the second metal layer and
stress platform a portion of the second metal layer and the second metal of the stress buffer such as sputtering, vapor deposition, electroless plating, or the first metal layer, wherein a material of electroplating, over portions of the passivation layer 90 and is a same material as the insulating layer. second metal layer $\overline{\mathbf{80}}$, to allow for better bonding and Still another aspect of this description relates to an wetting of a later-to-be-deposited solder material to the 40 integrated circuit structure including a first metal layer in a uppermost UBM layer. Following patterning and etching by first insulating layer. The integrate uppermost UBM layer. Following patterning and etching by first insulating layer. The integrated circuit structure further conventional photolithographic processes, the patterned and includes a second insulating layer over conventional photolithographic processes, the patterned and includes a second insulating layer over the substrate, the etched UBM layers 100 are shown in FIG. 6. A solder bump second insulating layer defining a damascene o 110 is then formed on the UBM layers 100 by reflowing the therein exposing a portion of the first metal layer. The solder material. 45 damascene opening includes a trench opening and a via

to another microelectronic device, such as a die package, by the damascene opening, the portion of the second insulating way of a bond wire (not shown), a conductive layer (e.g., layer comprises a constant width, and the p way of a bond wire (not shown), a conductive layer (e.g., layer comprises a constant width, and the portion of the aluminum) (not shown) is formed over the passivation layer second insulating layer extends through the via 90 and the bond wire is attached to the conductive layer. The 50 the trench opening. The integrated circuit structure further bond wire may be bonded to the conductive layer by a includes a second metal layer filling the d

An advantage of some embodiments of the present inven-
tion is that the bond pad structure can be made mechanically 55 second metal layer. ture that the bond pad structure can be made metal mechanically stronger and more robust than conventional bond pad struc-
In the preceding detailed description, the present inventures using ELK dielectric layers. By embed tures using ELK dielectric layers. By embedding the USG tion is described with reference to specifically exemplary
second insulating layer portion 75 in a USG damascene embodiments thereof. It will, however, be evident tha second insulating layer portion 75 in a USG damascene embodiments thereof. It will, however, be evident that structure and in the copper bond pad (first metal layer 40 and various modifications, structures, processes, and second metal layer 80), the USG second insulating layer 60 portion 75 acts as a stress buffer. The bond pad structure having this stress buffer is better able to withstand the claims. The specification and drawings are, accordingly, to stresses and thermal cycling that comes from bonding, be regarded as illustrative and not restrictive. It is under-
manufacturing, assembling, packaging, handling, and test-
stood that the present invention is capable of u ing processes and is therefore better able to resist cracks and 65 other combinations and environments and is capable of peeling that may develop at the various layers under the changes or modifications within the scope of peeling that may develop at the various layers under the changes or modifications within the scope of the inventive

6

Following copper ECP deposition, a conventional pla-
narization process, for example Chemical Mechanical Pol-
tion is that the method of forming bond pad structures can

 $\frac{1}{2}$ where formation of a solder bump is desired on the 15 depth. The integrated circuit structure further includes a
miconductor device 10, the process continues from the stress buffer having a flat upper surface ex

silicon dioxide (SIO₂), and silicon oxynitride (SION). In one 25 circuit structure including a first metal layer over a substrate.

embodiment, passivation layer 90 has a thickness of from

about 1,500 Angstroms to abou

lder material.
Where it is desired to attach the semiconductor device 10 opening. A portion of the second insulating layer is within Where it is desired to attach the semiconductor device 10 opening. A portion of the second insulating layer is within to another microelectronic device, such as a die package, by the damascene opening, the portion of th second insulating layer extends through the via opening into bonding process, such as ultrasonic wedge bonding or the The integrated circuit structure further includes a passivation
like.
An advantage of some embodiments of the present inven-
layer, wherein the passivation layer par

> various modifications, structures, processes, and changes may be made thereto without departing from the broader spirit and scope of the present invention, as set forth in the concept as expressed herein.

 $\overline{7}$

- a admascene opening and two via open-
ings, the damascene opening having a first depth with
respect to an upper surface of the insulating layer, the
two via openings having a second depth with respect to
the upper surface
- parallel, wherein a distance from the flat upper surface 15 thickness of the second metal layer above the stress buffer is of the stress buffer layer to the upper surface of the substantially equal to a thickness of the st
- a second metal layer over the stress buffer, wherein the thickness of the second metal layer above the second metal layer has a substantially uniform compo-
greater than a thickness of the stress buffer. stress buffer is less than the first depth, the second metal layer extends into the two via openings, and a width of the second metal layer in a first via opening of the two
via opening on a second side of the stress buffer
via openings is substantially constant along an entirety
of the second depth.
2. The integrated circuit structure o

top surface of the second metal layer is substantially copla-
nar with the upper surface of the insulating layer.
insulating layer

demascene opening has a width greater than a width of the 35 parallel to the top surface of the insulating layer, and the second distance is different from the first distance.

comprising a passivation layer over the insulating layer. comprising a passivation layer over the insulating layer $\frac{6}{10}$. The integrated circuit structure of claim 16, further

comprising a bump opening in the passivation layer expos- 40 comprising a bump opening in the passi
ing a portion of the second metal layer exposition ing a portion of the second metal layer.

comprising an under bump metallurgy (UBM) layer in the comprising an under bump metallurgy (UBM) layer in the bump opening.

bump opening.
 8. The integrated circuit structure of claim 7, further 45 **19**. The inte 8. The integrated circuit structure of claim 7, further 45 19. The integrated circuit structure of claim 18, further comprising a solder bump in electrical contact with the comprising a solder bump in electrical contact wi

- 9. An integrated circuit structure, comprising:
 $\frac{20}{\text{A}}$ integrated circuit structure, comprising:

a first metal layer in a first insulating layer First metal layer over a substrate, wherein the first metal a first metal layer in a first insulating layer;
layer has a first width in a direction parallel to a top $\frac{50}{2}$ a second insulating layer over a substrate
- trench opening comprises a protrusion extending 55 a trench opening; and trench opening comprises a protrusion extending $\frac{1}{2}$ a via opening, beyond a sidewall of the at least one via opening, and
a portion of the second insulating layer is within
wherein a portion of the second insulating layer is within a portion of the insulating layer is between the protrusion and the first metal layer:
- a second metal layer in the damascene opening, wherein insulating layer comprises a constant width, and the second metal layer has a maximum width in the ϵ_0 portion of the second insulating layer extends through the second metal layer has a maximum width in the $\frac{60}{2}$ portion of the second insulating layer ex
direction parallel to the top surface of the substrate, the via opening into the trench opening; direction parallel to the top surface of the substrate, the the via opening into the trench opening;
first width is greater than the maximum width; the a second metal layer filling the damascene opening, second metal layer has a substantially uniform compo-
second metal layer has a substantially
sition, and a maximum depth of the second metal layer
at a periphery of the via opening is substantially equal 65 metal layer at at a periphery of the via opening is substantially equal 65 to a maximum depth of the second metal layer at a

8

What is claimed is:

1. An integrated circuit structure, comprising:

1. An integrated circuit structure, comprising:

a first metal layer, wherein a first thickness of the

1. An integrated circuit structure, comprising:
 a first metal layer over a substrate;
an insulating layer over the first metal layer, the insulating the insulating layer is less than a second thickness of insulating layer over the first metal layer, the insulating the insulating layer is less than a second thickness of layer having a damascene opening and two via open- 5 the second metal layer in the protrusion from the top

stress buffer, the first side and second side being 11. The integrated circuit structure of claim 9, wherein a
stress buffer, the first side and second side being thickness of the second metal layer above the stress buffer

insulating layer is less than the first depth; and
second metal layer over the stress buffer wherein the thickness of the second metal layer above the stress buffer is

sition, a thickness of the second metal layer over the 20 13. The integrated circuit structure of claim 9, wherein the stress buffer is less than the first depth, the second metal at least one via opening comprises:

layer extends into the two via openings, and a width of a first via opening on a first side of the stress buffer; and the second metal layer in a first via opening of the two a second via opening on a second side of the st

nar with the upper surface of the insulating layer.

3. The integrated circuit structure of claim 1, wherein a

first via opening of the two via openings is on a first side of

the stress buffer, and a second via opening o

stress buffer.
5. The integrated circuit structure of claim 1, further
comprising a passivation layer over the insulating layer.
comprising a passivation layer over the insulating layer.

6. The integrated circuit structure of claim 5, further 17. The integrated circuit structure of claim 16, further morising a bump opening in the passivation layer expos-

ing a portion of the second metal layer .

The integrated circuit structure of claim 17, further .

The integrated circuit structure of claim 17, further comprising an under bump metallurgy (UBM) layer in the

comprising a

comprising a solder bump in electrical contact with the comprising a solder bump in electrical contact with the

a second insulating layer over a substrate, the second
surface of the substrate;
an insulating layer over the first metal layer, the insulating
layer defining a damascene opening comprising at least
layer defining a damasc

- the damascene opening, the portion of the second insulating layer comprises a constant width, and the
- to a maximum depth of the second metal layer at a stantially equal to a maximum depth of the second center of the via opening; and metal layer at a center of the via opening; and metal layer at a center of the via opening; and

a passivation layer over the second insulating layer and the second metal layer, wherein the passivation layer partially covers the second metal layer.

* *