

## US005276864A

# United States Patent [19]

#### Hernandez et al.

[11] Patent Number:

5,276,864

[45] Date of Patent:

Jan. 4, 1994

### [54] PERSONAL COMPUTER WITH ALTERNATE SYSTEM CONTROLLER ERROR DETECTION

[75] Inventors: Luis A. Hernandez, Boca Raton; Mitchell E. Medford: Esmaeil

Tashakori, both of Delray Beach, all

of Fla.

[73] Assignee: International Business Machines

Corp., Armonk, N.Y.

[21] Appl. No.: 873,136

[22] Filed: Apr. 24, 1992

[51] Int. Cl.<sup>5</sup> ...... G06F 11/00

[56] References Cited

PUBLICATIONS

An Introduction to Operating Systems by Harvey M. Deitel, Addison-Wesley Publishing Co. ©1990, pp. 320, 321 and 536.


Upgrading to MS-DOS 5 ® by Brian Unerdahl, Que Corp. ©1991, p. 40.


Primary Examiner—Vincent P. Canney Attorney, Agent, or Firm—Daniel E. McConnell


#### [57] ABSTRACT


This invention relates to personal computers having the capability for the usual system controlling processor to be reset, initialized and then isolated if an alternate system controller is provided for the system. In accordance with this invention, a personal computer system has a high speed local processor data bus; an input/output data bus; a microprocessor coupled directly to the local processor bus; a connector coupled directly to the local processor bus for accommodating reception of an alternate system controller; and a bus interface controller coupled directly to the local processor bus and directly to the input/output data bus for providing communications between the local processor bus and the input/output data bus, with the bus interface controller providing for detection of an error signal generated by an alternate system controller mounted in the connector and indicative of the failure of the alternate system controller. In response to detection of the error signal, the bus interface controller transfers control of the local processor bus from the alternate system controller to the microprocessor.


#### 9 Claims, 5 Drawing Sheets














1

## PERSONAL COMPUTER WITH ALTERNATE SYSTEM CONTROLLER ERROR DETECTION

#### **RELATED APPLICATIONS**

This application is related to certain co-pending, earlier filed applications assigned to the assignee of the present subject application, namely: application Ser. Computer With Alternate System Controller"; application Ser. No. 711,672, filed Jun. 6, 1991, and entitled "Personal Computer with Provision for Alternate System Controller"; application Ser. No. 766,307, filed Sep. Alternate System Controller Override"; and application Ser. No. 765,805, filed Sep. 26, 1991, and entitled "Personal Computer with Alternate System Controller Subsystem".

## FIELD AND BACKGROUND OF DISCLOSURE

This invention relates to personal computers capable of having the usual system controlling processor reset, initialized and then isolated if an alternate system controller is provided for the system and, more particu- 25 larly, to such a computer in which such transfer of control to an alternate system controller may be overridden in the event of failure of the alternate system controller.

Personal computer systems in general and IBM per- 30 sonal computers in particular have attained widespread use for providing computer power to many segments of today's modern society. Personal computer systems can usually be defined as a desk top, floor standing, or portable microcomputer that consists of a system unit hav- 35 ing a single system processor and associated volatile and non-volatile memory, a display monitor, a keyboard, one or more diskette drives, a fixed disk storage device, and an optional printer. One of the distinguishing characteristics of these systems is the use of a motherboard or system planar to connect these components together. These systems are designed primarily to give independent computing power to a single user and are inexpensively priced for purchase by individuals or small businesses. Examples of such personal computer systems are IBM's PERSONAL COMPUTER AT and IBM's PERSONAL SYSTEM/2 Models 25, 30, 35, 40, L40SX, 50, 55, 57, 65, 70, 80, 90 and 95.

These systems can be classified into two general families. The first family, usually referred to as Family I Models, use a bus architecture exemplified by the IBM PERSONAL COMPUTER AT and other "IBM compatible" machines. The second family, referred to as Family II Models, use IBM's MICRO CHANNEL bus 55 architecture exemplified by IBM's PERSONAL SYS-TEM/2 Models 50 through 95. In the beginning, the Family I models typically used the popular INTEL 8088 or 8086 microprocessor as the system processor. These processors have the ability to address one mega- 60 byte of memory. Later Family I models and the Family II models typically use the higher speed INTEL 80286, 80386 and 80486 microprocessors which can operate in a real mode to emulate the slower speed INTEL 8086 microprocessor or a protected mode which extends the 65 addressing range from 1 megabyte to 4 Gigabytes for some models. In essence, the real mode feature of the 80286, 80386, and 80486 processors provide hardware

2 compatibility with software written for the 8086 and 8088 microprocessors.

As personal computer technology has developed and moved from eight to sixteen and eventually thirty two bit wide bus interaction and higher speed microprocessors capable of real and protected mode operation, performance capability has been sought by separating the architecture of the personal computer into varying bus areas. More specifically, in the original IBM PC, what No. 706,425, filed May 28, 1991, and entitled "Personal 10 came to be known as the expansion bus was essentially a direct extension of the microprocessor (8086 or 8088) connections, buffered and demultiplexed as required. Later, as the AT bus specification was developed and came into wide use (now being also known as the Indus-27, 1991, and entitled "Personal Computer System with 15 try Standard Architecture or ISA), it became possible to sever the nearly direct connection between the microprocessor and the bus, giving rise to the presence of what became known as the local processor bus and the renaming of the expansion bus as the input/output bus. 20 Typically, in order to enhance performance, the local processor bus runs at a higher clock speed (typically expressed in Hertz) than does the input/output bus. The IBM AT architecture also opened the possibility of running more than one microprocessor on the input-/output bus, through use of direct memory access (DMA) interrupts.

As enhanced performance capability has continued to be a goal, and as faster clock speeds have become attainable for microprocessors, strategies have evolved in which it has become desirable to accommodate alternate system controllers which may, under appropriate circumstances, assume control of systems into which the controllers are inserted. For example, the provision of a processor upgrade card or board is one example of such a strategy. Heretofore, such strategies have usually contemplated the substitution of the upgraded component for the component previously used. Such substitution is acceptable where components are received in socket connectors permitting ready interchange. How-40 ever, where components are soldered in place on circuit boards (as is the case with a surface mount Intel 80386SX) such substitution is less feasible or impossible. In particular, mere addition of another device normally will result in unacceptable contention for control of 45 system resources and bus access.

#### BRIEF DESCRIPTION OF THE INVENTION

With the foregoing in mind, this invention provides for identifying circumstances in which an alternate system controller (such as an upgraded processor) provided in a system must be overridden due to a failure after acquiring system control from the prior system controller. In accomplishing this result, a system is configured for identifying the failure of an alternate system controller and, in the presence of a failed controller, restoring the operation of the prior system controller even if an alternate system controller is attached to the system.

## BRIEF DESCRIPTION OF THE DRAWINGS

Some of the objects of the invention having been stated, other objects will appear as the description proceeds, when taken in connection with the accompanying drawings, in which:

FIG. 1 is a perspective view of a personal computer embodying this invention;

FIG. 2 is an exploded perspective view of certain elements of the personal computer of FIG. 1 including 3

a chassis, a cover, and a planar board and illustrating certain relationships among those elements;

FIG. 3 is a schematic view of certain components of the personal computer of FIGS. 1 and 2;

FIG. 4 is a perspective view of an alternate system 5 controller subsystem being mounted on the planar board of the personal computer of FIGS. 1 through 3; and

FIG. 5 is a schematic representation of the states of certain control signals exchanged in accordance with 10 the present invention between components on the alternate system controller subsystem and on the planar board of the personal computer of FIGS. 1 through 4.

## DETAILED DESCRIPTION OF INVENTION

While the present invention will be described more fully hereinafter with reference to the accompanying drawings, in which a preferred embodiment of the present invention is shown, it is to be understood at the outset of the description which follows that persons of 20 skill in the appropriate arts may modify the invention here described while still achieving the favorable results of this invention. Accordingly, the description which follows is to be understood as being a broad, teaching disclosure directed to persons of skill in the appropriate 25 ent invention may be used with other hardware configarts, and not as limiting upon the present invention.

Referring now more particularly to the accompanying drawings, a microcomputer embodying the present invention is there shown and generally indicated at 10 (FIG. 1). As mentioned hereinabove, the computer 10 30 may have an associated monitor 11, keyboard 12 and printer or plotter 14. The computer 10 has a cover 15 which cooperates with a chassis 19 in defining an enclosed, shielded volume for receiving electrically powered data processing and storage components for pro- 35 cessing and storing digital data, as shown in FIG. 2. At least certain of these components are mounted on a multilayer planar 20 or motherboard which is mounted on the chassis 19 and provides a means for electrically interconnecting the components of the computer 10 40 including those identified above and such other associated elements as floppy disk drives, various forms of direct access storage devices, accessory cards or boards, and the like.

The chassis 19 has a base and a rear panel (FIG. 2) 45 and defines at least one open bay for receiving a data storage device such as a disk drive for magnetic or optical disks, a tape backup drive, or the like. In the illustrated form, an upper bay 22 is adapted to receive peripheral drives of a first size (such as those known as 50 3.5 inch drives). A floppy disk drive, a removable media direct access storage device capable of receiving a diskette inserted thereinto and using the diskette to receive, store and deliver data as is generally known, may be provided in the upper bay 22.

Prior to relating the above structure to the present invention, a summary of the operation in general of the personal computer system 10 may merit review. Referring to FIG. 3, there is shown a block diagram of a personal computer system illustrating the various com- 60 ponents of the computer system such as the system 10 in accordance with the present invention, including components mounted on the planar 20 and the connection of the planar to the I/O slots and other hardware of the personal computer system. Connected to the planar is 65 the system processor 32. While any appropriate microprocessor can be used as the CPU 32, one suitable microprocessor is the 80386 which is sold by INTEL. The

CPU 32 is connected by a high speed CPU local bus 34 to a bus interface control unit 35, to volatile random access memory (RAM) 36 here shown as Single Inline Memory Modules (SIMMs) and to BIOS ROM 38 in which is stored instructions for basic input/output operations to the CPU 32. The bus interface control unit 35 serves a number of functions (some of which will be more particularly described hereinafter) and is more fully disclosed in co-pending, earlier filed U.S. patent applications Ser. Nos. 706,490; 706,534; and 706,602, filed May 28, 1991 and owned in common with this invention. To any extent necessary or appropriate to a full understanding of this invention, those co-pending applications are hereby incorporated by reference into 15 the present description. The BIOS ROM 38 includes the BIOS that is used to interface between the I/O devices and the operating system of the microprocessor 32. Instructions stored in ROM 38 can be copied into RAM 36 to decrease the execution time of BIOS.

While the present invention is described hereinafter with particular reference to the system block diagram of FIG. 3, it is to be understood at the outset of the description which follows that it is contemplated that the apparatus and methods in accordance with the presurations of the planar board. For example, the system processor could be an Intel 80486 microprocessor.

Returning now to FIG. 3, the CPU local bus 34 (comprising data, address and control components) also provides for the connection of the microprocessor 32 with a numeric or math coprocessor 39 and a Small Computer Systems Interface (SCSI) controller 40. The SCSI controller 40 may, as is known to persons skilled in the arts of computer design and operation, be connected or connectable with Read Only Memory (ROM) 41, RAM 42, and suitable external devices of a variety of types as facilitated by the I/O connection indicated to the right in the Figure. The SCSI controller 40 functions as a storage controller in controlling storage memory devices such as fixed or removable media electromagnetic storage devices (also known as hard and floppy disk drives), electro-optical, tape and other storage devices.

The bus interface controller (BIC) 35 couples the CPU local bus 34 with an I/O bus 44 and functions as a protocol translator, memory controller and DMA controller among other functions. By means of the bus 44, the BIC 35 is coupled with an optional feature bus such as a MICRO CHANNEL bus having a plurality of I/O slots for receiving MICRO CHANNEL adapter cards 45 which may be further connected to an I/O device or memory (not shown). The I/O bus 44 includes address, data, and control components. The I/O bus 44 may be configured to bus specifications other than the MICRO CHANNEL specification.

Coupled along the I/O bus 44 are a variety of I/O components such as a video signal processor 46 which is associated with video RAM (VRAM) for storing character based information (indicated at 48) and for storing graphic or image based information (indicated at 49). Video signals exchanged with the processor 46 may be passed through a Digital to Analog Converter (DAC) 50 to a monitor or other display device. Provision is also made for connecting the VSP 46 directly with what is here referred to as a natural image input/output, which may take the form of a video recorder/player, camera, etc. The I/O bus 44 is also coupled with a Digital Signal Processor (DSP) 51 which has associated instruction RAM 52 and data RAM 54 available to store software instructions for the processing of signals by the DSP 51 and data involved in such processing. The DSP 51 provides for processing of audio inputs and outputs by the provision of an audio controller 55, and for handling of other signals by provision of an analog interface controller 56. Lastly, the I/O bus 44 is coupled with a input/output controller 58 with associated Electrical Erasable Programmable Read Only Memory (EE-PROM) 59 by which inputs and outputs are exchanged with conventional peripherals including floppy disk drives, a printer or plotter 14, keyboard 12, a mouse or pointing device (not shown), and by means of a serial port.

Before turning in greater detail to a description of the functions provided for the personal computer 10, it is appropriate to first consider the support by a personal computer of what have been known as multiple masters or bus masters. As here used, a "master" is a processor or any circuit designed to gain control over a bus and drive address, data and control signals on the bus. Having such capability enables a master device to control the transfer of information between system memory and other devices.

It has been proposed that masters be divided among three types—system master (usually the CPU), DMA controller, and bus master. The system master controls and manages the system configuration. It is usually the default master in the system. The default master owns the bus when no other master requires it. A DMA master is a special type of master which transfers data between DMA slaves and memory slaves, and does not arbitrate for the bus but services the DMA slave that is the arbitrator. As here used, a bus master arbitrates for use of the bus and supports information transfers with an I/O slave or memory slave.

What makes a device a "bus master" can be confusing, as bus masters do not necessarily require a processor. Also, a bus master may be called on to respond as a slave when accessed by another bus master. A bus 40 master is distinguished by the capability of gaining control of the bus through arbitration and controlling the execution of a defined bus cycle. Generally, there are three types of bus masters: full function, special function controllers, and programmable special function control- 45 lers. The fundamental differences among them are degrees of flexibility, function and cost. The full function bus master is the most flexible, has the most function, and costs most. Typically, a full function bus master will have its own programmable CPU and be capable of 50 controlling all system resources, including operating system software. Special function controllers have the least flexibility, function and cost. Typically, a special function controller will use logic circuits but no CPU to perform a specific function while requiring little or no 55 assistance from other masters. Programmable special function controllers span the range between the other two. The fundamental difference between special function and programmable special function controllers is the ability to modify the function and/or execution 60 characteristics of the bus master. Such modification can be accomplished through use of processing units or through settable registers.

Within the definitions here given, the CPU 32 and SCSI controller 40 may function as masters directly 65 coupled to or on the local bus 34, while the I/O controller 58, DSP 51, VSP 46 and possibly accessory boards 45 mounted in the MICRO CHANNEL slots may all

function as masters directly coupled to or on the input-/output bus 44.

In accordance with the present invention, the personal computer in which this invention is realized has the capability of having an alternate system controller directly coupled to or on the local processor bus and effective to isolate the normal system processor (the CPU 32) when present. The interested reader is directed to co-pending, earlier filed U.S. patent applications Ser. Nos. 706,425 filed May 28, 1991 and 711,672 filed Jun. 6, 1991 and owned in common with the present subject invention for additional background information. To any extent necessary or appropriate to a full understanding of this invention, those co-pending applications are hereby incorporated by reference into the present description. A personal computer in accordance with this invention has a connector coupled directly to the local processor bus 34 for accommodating reception of an alternate processor. Further, the bus interface controller 35 described hereinabove provides for detection of the presence of an alternate processor received in the connector and, in response to detection of the presence of an alternate processor, for transferring control of the local processor bus from the microprocessor to an alternate processor mounted in the connector.

In a preferred form of the present invention, advantage is taken of the packaging of a numeric co-processor such as the math co-processor 39 in a plastic leaded chip carrier. It has become conventional to provide a connector for such a device in the form of a socket which uses the two outer rows of an pin grid array type footprint. The presence of the MCPU 39 in FIG. 3 would normally be accommodated through use of such a socket connector and possibly an intermediate adapter connector. A typical numeric co-processor uses less than all of the one hundred twenty one possible pin connections in such a socket, typically using sixty eight. However, those connections normally include the local processor bus data signals and several control signals. Thus by bringing additional signals into the connector pin locations and packaging alternate system controllers to use all active pin locations in such a connector, all signals necessary to implementation of this invention as described hereinafter become available.

In particular, the present invention provides that local processor bus 34 signals be available to both the CPU 32 and to an alternate system controller 60, if mounted in the socket connector described above. Both the normal system controller 32 and the alternate system controller 60 are coupled to and with the bus interface controller 35, which performs among other functions the function of providing logic support for power on and reset functions.

After the application of power to the personal computer 10, the power supply drives all direct current power levels active for a predetermined minimum interval of time before supplying a POWER\_GOOD signal to the power on support logic. When the logic finds the POWER\_GOOD signal active, the BIC 35 drives reset signals to local bus devices, the CPU 32, and the alternate system controller (hereafter sometimes "ASC") and a HOLD signal to the CPU 32 active. The interested reader is referred to Intel microprocessor specifications for more information regarding reset signals, if desired. Reset signals are typically level sensitive synchronous signals, and have requirements for setup and hold times which must be met in order to assure proper operation of the CPU 32, ASC 60 and the like.

After a predetermined time interval allowing for assured recognition of the signals by the CPU 32 and ASC 60 and for resetting of the CPU 32 to a known state, the BIC 35 samples an alternate system controller hold acknowledge signal (hereafter "ASC\_HLDA"). If the ASC\_HLDA signal is sampled low, then an alternate system controller is recognized as being present in the system and causes the BIC 35 to drive the CPU\_RESET signal low. The CPU 32 will finish its internal initialization and drive a central processor unit 10 hold acknowledge signal (hereafter "CPU\_HLDA") high. When the CPU HLDA signal is sampled high, reset signals including the ASC\_RESET signal are driven inactive, and the CPU 32 is barred from control of the local processor bus 34 while the ASC 60 gains 15 nition of the signals by the CPU 32 and ASC 60 and for such control.

7

In a different sequence of events, the BIC 35 recognizes the absence of an ASC 60 when the ASC\_HLDA signal is sampled high, and all reset signals and the CPU\_HOLD signal are thereafter driven inactive. 20 After the system processor completes initialization, it takes control of the local processor bus 34 and the sys-

As in the aforementioned related applications, the present invention contemplates that the alternate system 25 controller may take one of several forms. In particular, the ASC 60 may be an in circuit emulator used for testing and evaluation of the computer system 10 and of software operating on the system. Alternatively, the ASC 60 may be a cache processor subsystem allowing 30 for cache handling of data and performance comparisons without change in the CPU 32. Further, the ASC 60 may be an upgraded processor enhancing the performance of the system 10. In any such instance, the present invention normally enables such an ASC, when 35 present, to cause the CPU 32 to be reset, initialized, and then isolated from the local processor bus 34 while the ASC gains control over the system.

The present invention is focused on events which may occur with the failure of an ASC, when present, 40 and most particularly on such a failure during the course of what would otherwise be normal, ongoing operation of the system 10. More particularly, with the normal operation described above and in the aforementioned related applications taking place, the primary 45 the system 10 even after failure of the ASC during system microprocessor has been isolated. Thus any failure in the ASC or associated support logic devices will cause the computer system 10 to become inoperative. One among the previously listed co-pending applications (namely Ser. No. 766,307 filed Sep. 27, 1991) 50 given uses terminology in a generic and descriptive particularly addresses the problem as it may arise on powering up a system, and provides an approach by which the system is restored to the operation which would have been usual prior to the insertion or attachment of the ASC. Stated differently, on a system start 55 where control would normally be transferred to an ASC provided, the normal CPU 32 is removed from isolation and again given control over the local processor bus and the computer system 10 should the ASC be determined to have failed.

The restoration of the CPU 32 to control of the local processor bus follows from the inclusion, as described in the aforementioned co-pending application, of a SWITCH function in the BIC 35. The SWITCH logic, and an associated SWITCH bit, function to enable mon- 65 itoring of failures in the ASC such as failure of a high speed microprocessor incorporated in the ASC to complete its self test or failure of other logic devices incor-

porated in the ASC. Error detection logic responsive to such failures interacts with the SWITCH function by a particular sequence of control signals.

The present invention is directed particularly to an implementation of the error detection logic which places that logic on the ASC 60 and enables the signalling of a detected error condition even during on-going operation of the system, as distinguished from signalling only on powering up the system.

Referring now more particularly to FIG. 5, a sequence of such signals which leads first to the isolation of the microprocessor 32 and then later to its restoration is schematically illustrated. In that sequence, after a predetermined time interval allowing for assured recogresetting of the CPU 32 to a known state, the BIC 35 samples the ASC\_HLDA signal. If the ASC\_HLDA signal is sampled low (as at point 1), then an alternate system controller is recognized as being present in the system and causes the BIC 35 to drive the CPU\_RE-SET signal low as described in the aforementioned related application. The following sequence of events as herein described also requires that a signal generated by an error detection logic device mounted on the ASC 60 (shown in FIG. 5 as ASC\_ERROR) be sampled as being low (as at point 2). The CPU 32 will finish its internal initialization and drive the CPU\_HLDA signal high. When the CPU\_HLDA signal is sampled high, the ASC\_RESET signal is driven low (at point 3). The system may then be used in its normal operation with the ASC controlling system function.

Thereafter, should the error detection logic device sense that the ASC 60 has failed, the ASC\_ERROR signal is driven high (at point 4) causing the SWITCH bit in the SWITCH function of the BIC 35 to be set (at point 5). Following the setting of the SWITCH bit, the system operation follows as described in the aforementioned co-pending application with ASC\_HOLD signal being driven high, and the ASC driving the AS-C\_HLDA signal high to relinquish control of the local processor bus. The SWITCH logic then drives the CPU\_HOLD signal inactive, the CPU\_HLDA signal is driven inactive and the planar CPU 32 takes control of the local processor bus enabling normal operation of otherwise normal system operation.

In the drawings and specifications there has been set forth a preferred embodiment of the invention and, although specific terms are used, the description thus sense only and not for purposes of limitation.

What is claimed is:

- A personal computer system comprising:
- a high speed local processor data bus;
- an input/output data bus;
- a microprocessor coupled directly to said local processor bus;
- a connector coupled directly to said local processor bus for accommodating reception of an alternate system controller;
- an alternate system controller mounted in said con
  - said alternate system controller having an error detection logic device mounted thereon for detecting failure of said alternate system controller at a time subsequent to a power-on sequence by which control over the local processor bus has been given to said alternate system controller

25

and during otherwise normal system operation under the control of said alternate system controller and generating an error signal upon detection of failure; and

- a bus interface controller coupled directly to said local processor bus and directly to said input/output data bus for providing communications between said local processor bus and said input/output data bus, said bus interface controller providing for detection of an error signal generated by said error detection logic device upon the failure of said alternate system controller received in said connector and, in response to detection of an error signal, transferring control of said local processor bus from said alternate system controller to said microprocessor.
- 2. A personal computer system according to claim 1 wherein said alternate system controller is a cache processor
- 3. A personal computer system according to claim 1 wherein said alternate system controller is a high performance microprocessor.
  - 4. A personal computer system comprising:
  - a high speed data bus;
  - an input/output data bus;
  - a microprocessor coupled to said high speed data bus; volatile memory coupled to said high speed data bus for volatile storage of data;
  - storage memory devices for nonvolatile storage of 30 data:
  - a storage controller coupled to said high speed data bus and to said storage memory devices for regulating communications with said storage memory devices:
  - a connector coupled directly to said local processor bus for accommodating reception of an alternate system controller;
  - an alternate system controller mounted in said connector;
    - said alternate system controller having an error detection logic device mounted thereon for detecting failure of said alternate system controller at a time subsequent to a power-on sequence by which control over the local processor bus has been given to said alternate system controller and during otherwise normal system operation under the control of said alternate system controller and generating an error signal upon detection of failure; and
  - a bus interface controller coupled directly to said local processor bus and directly to said input/output data bus for providing communications between said local processor bus and said input/output data bus, said bus interface controller providing for detection of an error signal generated by said error detection logic device upon the failure of said alternate system controller received in said connector and, in response to detection of an error signal, transferring control of said local processor bus

from said alternate system controller to said micro-processor.

- A personal computer system according to claim 4 wherein said alternate system controller is a cache processor.
- 6. A personal computer system according to claim 4 wherein said alternate system controller is a high performance microprocessor.
  - 7. A personal computer system comprising:
  - a high speed data bus;
  - a microprocessor coupled directly to said high speed data bus;
  - volatile memory coupled directly to said high speed data bus for volatile storage of data;
- storage memory devices for nonvolatile storage of data:
- a storage controller coupled directly to said high speed data bus and to said storage memory devices for regulating communications with said storage memory devices;
- an input/output data bus;
- an input/output controller coupled directly to said input/output data bus;
- a digital signal processor coupled directly to said input/output data bus;
- a video signal processor coupled directly to said input/output data bus;
- a connector coupled directly to said local processor bus for accommodating reception of an alternate system controller;
- an alternate system controller mounted in said connector;
  - said alternate system controller having an error detection logic device mounted thereon for detecting failure of said alternate system controller at a time subsequent to a power-on sequence by which control over the local processor bus has been given to said alternate system controller and during otherwise normal system operation under the control of said alternate system controller and generating an error signal upon detection of failure; and
- a bus interface controller coupled directly to said local processor bus and directly to said input/out-put data bus for providing communications between said local processor bus and said input/out-put data bus, said bus interface controller providing for detection of an error signal generated by said error detection logic device upon the failure of said alternate system controller received in said connector and, in response to detection of an error signal, transferring control of said local processor bus from said alternate system controller to said micro-processor.
- 8. A personal computer system according to claim 7 wherein said alternate system controller is a cache processor.
- 9. A personal computer system according to claim 7 wherein said alternate system controller is a high performance microprocessor.

. . . . .