

US006667191B1

US 6,667,191 B1

Dec. 23, 2003

(12) United States Patent

McLellan et al.

(54) CHIP SCALE INTEGRATED CIRCUIT PACKAGE

- (75) Inventors: Neil McLellan, Mid Levels (HK); Wing Him Lau, Yuen Long (HK); Tak Sang Yeung, Tin Shui Wai (HK); Onofre A. Rulloda, Jr., Riviera Gardens (HK)
- (73) Assignee: Asat Ltd., New Territories (HK)
- (*) Notice: Subject to any disclaimer, the term of this patent is extended or adjusted under 35 U.S.C. 154(b) by 0 days.
- (21) Appl. No.: 10/211,567
- (22) Filed: Aug. 5, 2002
- (51) Int. Cl.⁷ H01L 21/44; H01L 23/34
- (52) U.S. Cl. 438/121; 438/122; 438/124;
- 438/125; 438/126; 438/127; 257/712; 257/720; 257/777; 257/780; 257/787

References Cited

(10) Patent No.:

(45) Date of Patent:

U.S. PATENT DOCUMENTS

6,392,290 B1 * 5/2002	Kasem et al 257/774
6,429,530 B1 * 8/2002	Chen 438/126
6,441,475 B2 * 8/2002	Zandman et al 257/710
6,489,557 B2 * 12/2002	Eskildsen et al 257/788
6,498,387 B1 * 12/2002	Yang 257/753
6,518,089 B2 * 2/2003	Coyle 438/106

* cited by examiner

(56)


Primary Examiner-Kevin M. Picardat

(74) Attorney, Agent, or Firm-Keating & Bennett, LLP

(57) ABSTRACT

An integrated circuit package including a silicon wafer, a plate of intermetallic compound fixed to the back surface of the silicon wafer and a plurality of solder ball contacts. The solder ball contacts are in electrical connection with die circuitry on the front surface of the silicon wafer.

20 Claims, 2 Drawing Sheets







FIG. 1D






FIG. 1F

25

30

35

45

60

65

CHIP SCALE INTEGRATED CIRCUIT PACKAGE

FIELD OF THE INVENTION

This invention relates in general to integrated circuit packaging, and more particularly to a chip scale integrated circuit package with improved thermo-mechanical properties.

BACKGROUND OF THE INVENTION

Wafer scale, or chip scale packages offer a high density integrated circuit package in comparison to other integrated circuit (IC) packages. Traditionally, chip scale packages 15 have been the preferred packages for use in electronic devices. This is due to the relatively small size of the chip scale package thereby allowing the use of a small circuit board which contains the IC package in the electronic device.

One typical chip scale package of the prior art includes a flip chip integrated circuit with a redistribution layer on the surface of the die to spread the interconnects over the die surface. The redistribution layer is typically an organic dielectric with copper traces routing to the bump areas on the die. These packages have achieved limited use in the industry because they suffer from disadvantages.

One of these disadvantages is that there exists a thermally induced stress due to the mismatch in coefficients of thermal expansion between the die and the motherboard when the chip is soldered to the system motherboard. More specifically, the silicon die has a low coefficient of thermal expansion, typically in the range of about 3 ppm/° C. compared to the high coefficient of thermal expansion (CTE) of the motherboard. Motherboards are typically made from epoxy resin and have a CTE of about 22 ppm/° C. Silicon is a rigid material with a high modulus of elasticity. During temperature cycling, the CTE mismatch creates stresses and strains concentrated on the interconnects between the die and substrate. In extreme cases fatigue failure occurs in the solder joint after a very small number of thermal cycles. Thus, this flip chip design has achieved limited use in a small number of applications using expensive ceramic substrates in controlled environments.

With the introduction of organic underfill techniques, it was determined that by sealing the interface between the die and the motherboard with a connective layer of epoxy adhesive the stress of the thermal mismatch between die and motherboard is spread across the total area under the die. $_{50}$ Thus, the stress is spaced across a large area of epoxy rather than concentrated at the weaker solder joints. While this solution is somewhat effective, the implementation of this direct attach technique suffers problems.

One particular problem is that the use of the underfill on 55 the motherboard results in a permanent chip attach. Once a chip is attached, it is extremely difficult to remove or rework it, therefore leading to high scrap rates and other problems. At the time this technique was introduced, technology in motherboard routing could not accommodate the interconnect densities of the direct chip attach. Although motherboard technology has advanced since the introduction of the direct chip attach technique, the use of underfill still suffers disadvantages such as permanent chip attach, which precludes large-scale use of the technique.

Variations to this design have been introduced for a variety of reasons. For example, a discrete ball and array

package, commonly referred to as a flip chip ball grid array package has a flipped chip and is underfilled to a discrete component. This permits testing and more effective placement on the motherboard. These devices have achieved common usage but still suffer from the disadvantage of complex construction and high expense. Further, because of the complex construction, these packages generally require more than one test to ensure quality.

Accordingly, it is an object of an aspect of the present 10 invention to provide a chip scale integrated circuit package with improved thermo-mechanical properties.

SUMMARY OF THE INVENTION

In an aspect of the present invention, there is provided an integrated circuit package that includes a silicon wafer, a plate of intermetallic compound fixed to the back surface of the silicon wafer and a plurality of solder ball contacts. The solder ball contacts are in electrical connection with die circuitry on the front surface of the silicon wafer.

In another aspect of the present invention, there is pro-20 vided a process for fabricating an integrated circuit package including backgrinding a silicon water fixing a first surface of the silicon wafer to a plate of intermetallic compound, adding a redistribution layer to a second surface of the silicon wafer, the second surface opposite the first surface, connecting a plurality of solder balls to die circuitry of the silicon wafer to provide a plurality of joined integrated circuit packages, and singulating individual integrated circuit packages from the joined integrated circuit packages.

In yet another aspect of the present invention, there is provided a chip scale integrated circuit package. The chip scale integrated circuit package includes a silicon wafer back ground to a thickness of between about 25 microns and about 250 microns, and a plate of intermetallic compound fixed to a back surface of the silicon wafer. The intermetallic compound has a coefficient of thermal expansion of about 22 ppm/° C. and an elastic modulus greater than the elastic modulus of the silicon wafer. A redistribution layer is disposed on a surface of the silicon wafer and covers die circuitry on the silicon wafer. A plurality of solder ball contacts are fixed to pads of the redistribution layer and are in electrical connection with die circuitry on the front surface of the silicon wafer.

In an aspect of the present invention, the thermomechanical properties of the chip-scale IC package are adapted to approach the temperature induced strain of the motherboard.

Advantageously, the use of an intermetallic compound such as copper aluminide fixed to the silicon wafer provides a hybrid with thermo-mechanical properties that approach that of the motherboard. In one aspect, the coefficient of thermal expansion is close to that of the motherboard and the elastic modulus is high to restrain the silicon.

In another aspect, the package is tested prior to saw singulation. Advantageously, only one test is carried out on each package.

BRIEF DESCRIPTION OF THE DRAWINGS

The invention will be better understood with reference to the drawings, and the following description, in which

FIGS. 1A to 1F show processing steps for manufacturing an improved chip scale integrated circuit package according to an embodiment of the present invention.

DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENTS

Reference is made to FIGS. 1A to 1F to describe a process for the manufacture of an improved chip scale integrated

10

35

45

50

circuit package according to an embodiment of the present invention. FIG. 1A shows an elevation view of a silicon wafer indicated by the numeral 20. It will be understood that the silicon wafer 20 includes the die circuitry or chip patterns on a front surface thereof.

A back surface of the silicon wafer **20** is then ground down using a backgrinding technique (FIG. 1B), as will be understood by those of skill in the art. Preferably the silicon wafer **20** is ground to a thickness between about 25 microns and about 250 microns.

The back surface of the thinned silicon wafer 20 is then fixed to a plate of intermetallic compound 22 using an organic adhesive 26 (FIG. 1C). Intermetallic compounds, also referred to as bulk intermetallics, are chemical compounds based on definite atomic formulas, each with a fixed ¹⁵ or narrow range of chemical composition. Thus intermetallic compounds are stoichiometric combinations of metallic ions that form bonded matrices of crystals having desirable thermo-mechanical properties. There are a wide range of 20 intermetallic compounds, the properties of which vary significantly. Preferably, the intermetallic has a CTE in the range of about 18 to about 26 ppm/° C., and more preferably the intermetallic has a CTE of about 22 ppm/° C. Preferably the intermetallic has a high elastic modulus. In the present 25 embodiment, the thinned silicon wafer 20 is laminated to a moderately thicker plate of copper aluminide (CuAl₃) using the organic adhesive 26. The copper aluminide has a CTE of about 22 ppm/° C. and a modulus of elasticity that is higher than that of silicon. 30

Next, a redistribution layer 28 is added on the front surface of the of the silicon wafer. The redistribution layer 28 is a dieletric layer that includes a coating of polyimide over die circuitry. Holes are etched in the polyimide layer to coincide with peripheral terminals in the die circuitry. Copper is patterned to connect the terminals to an array of solder pads on top of the polyimide layer. The solder pads are then masked with polyimide (FIG. 1D).

Solder balls 24 (or bumps) are then placed on the pads and reflowed using known reflow techniques to fix the solder $_{40}$ balls 24 to the pads (FIG. 1E). The polyimide masking is used to inhibit solder from wetting down the copper interconnects from the array of pads to the die circuitry.

The package is then tested prior to singulation.

Next, the package is saw singulated (FIG. 1F).

The present invention has been described by way of example. Numerous modifications and variations to the embodiment described herein will occur to those of skill in the art. For example, the thinned silicon wafer **20** can be attached to the intermetallic compound **22** using several other techniques such as by use of liquid epoxy, a B stage film epoxy or a thermoplastic film. Also, other intermetallic compounds can be used. A list of exemplary intermetallic compounds is included below.

CoAl	HfAl ₃	Nb ₃ Al	ZrAl ₂
FeAl ₂	Hf_3Al_2	NiĂl	$ZrAl_3$
FeAl ₃	LiAl	TaAl	Zr_4Al_3
Fe ₂ Al ₅	Mo ₃ Al	$TaAl_3$	
HfAl	Mo ₃ Al ₈	TiAl	
$HfAl_2$	NbAl ₃	TiAl ₃	
CoB	Fe_2B	NiB	Ni_4B_3
Co_2B	MnB	Ni_2B	
FeB	Mn_2B	Ni ₃ B	
$CeSi_2$	FeSi	PdSi	$TbSi_2$
CoSi	FeSi ₂	Pd ₂ Si	Tb ₅ Si ₃

-continued					
С	oSi ₂	Fe ₂ Si	PrSi ₂	TiSi ₂	
C	O_2Si	GdSi ₂	PtSi	VSi ₂	
	Si	MnSi	Pt_2Si	V ₃ Si	
Cı	Si ₂	MnSi ₂	ReSi	V ₅ Si ₃	
Cı	r₃Si	Mn ₅ Si ₃	ReSi ₂	WSi ₂	
Ct	1 ₃ Si	MoSi ₂	Re ₂ Si ₅	Ysi	
Ct	ı₅Si	NbSi ₂	Si ₄ Zr ₅	Y ₃ Si ₅	
D	ySi ₂	NdSi ₂	SmSi ₂	Y ₅ Si ₃	
Er	Si ₂	NiSi	SrSi ₂	Y ₅ Si ₄	
Eι	ıSi ₂	Ni ₂ Si	TaSi ₂	YbSi ₂	
Co	oNb	Fe ₂ Ta	Nb ₃ Ir	TiAl ₃	
Co	oSm ₂	Fe ₂ Ti	Nd ₂ Fe ₁₄ B	TiAu	
	οZr	Fe ₂ Zr	NiHf	TiAu ₂	
Co	oZr ₂	Fe ₃ Y	NiTi	TiCo	
Co	D_2 Zr	HfCo	NiY	TiCu	
Ct	uΥ	$HfCo_2$	NiZr	$TiMn_2$	
Ct	ιZr	HfCu ₃	NiZr ₂	TiNi ₃	
Cu	u₄Zr	Hf ₂ Cu	Ni ₂	TiPd	
Fe	$x_{17}Y_2$	Hf ₂ Cu ₃	Ni ₂ Ta	TiPd ₃	
Fe	₂ ₁₇ Yb	LaNi	Ni ₃ Nb	TiPt	
Fe	Nb	LaNi ₂	Ni ₃ Ta	TiSi ₂	
Fe	Si	LaPt	Ni ₅ Y	Ti_2N_1	
Fe	Ta	LaPt ₅	Ni ₅ Yb	Ti₃Au	
	Ti	La ₃ Ni	Ni ₇ Hf ₂	VSi ₂	
Fe	23Tb5	Mn11Si19	Ni ₇ Zr ₂	WSi ₂	
	$Y_{23}Y_{6}$	MnSi ₂	Sm_2Co_{17}	ZrCr ₂	
Fe	$_{2}Hf$	$MoSi_2$	TaAl ₃	$ZrSi_2$	
Fe	$2^{\rm Nb}$	NbSi ₂	TaSi ₂	Zr ₂ Cu	

It will be appreciated that any intermetallic with the desired material properties can be used. All such modifications and variations are believed to be within the scope and sphere of the present invention.

What is claimed is:

1. A process for fabricating integrated circuit packages comprising:

backgrinding a silicon wafer;

- fixing a first surface of said silicon wafer to a plate of intermetallic compound;
- adding a redistribution layer to a second surface of said silicon wafer, said second surface opposite said first surface;
- connecting a plurality of solder balls to die circuitry of said silicon wafer to provide a plurality of joined integrated circuit packages; and
- singulating individual integrated circuit packages from said joined integrated circuit packages.

2. The process for fabricating an integrated circuit package according to a claim 1 wherein said integrated circuit packages are tested prior to singulating.

3. The process for fabricating an integrated circuit package according to claim **1** wherein said backgrinding includes grinding and polishing said silicon wafer.

4. The process of fabricating an integrated circuit package according to claim 1 wherein said plate of intermetallic compound comprises an intermetallic compound having a 55 coefficient of thermal expansion of from about 18 ppm/° C. to about 26 ppm/° C.

5. The process for fabricating an integrated circuit package according to claim 1 wherein said plate of intermetallic compound comprises an intermetallic compound having a
60 coefficient of thermal expansion of about 22 ppm/° C.

6. The process for fabricating an integrated circuit package according to claim 1 wherein said plate of intermetallic compound is comprised of an intermetallic compound selected from the group consisting of: CoAl, FeAl₂, FeAl₃,
 65 Fe₂Al₅, CuAl₃, HfAl, HfAl₂, HfAl₃, HF₃Al₂, LiAl, Mo₃Al, Mo₃Al₈, NbAl₃, Nb₃Al, NiAl, TaAl, TaAl₃, TiAl, TiAl₃, ZrAl₂, ZrAl₃, CoB, Co₂B, FeB, Fe₂B, MnB, Mn₂B, NiB,

Ni₂B, Ni₃B, Ni₄B₃, CeSi₂, CoSi, CoSi₂, Co₂Si, CrSi, CrSi₂, Cr₃Si, Cu₃Si, Cu₅Si, DySi₂, ErSi₂, EuSi₂, FeSi, FeSi₂, Fe₂Si, GdSi₂, MnSi, MnSi₂, Mn₅Si₃, MoSi₂, NbSi₂, NdSi₂, NiSi, Ni₂Si, PdSi, Pd₂Si, PrSi₂, PtSi, Pt₂Si, ReSi, ReSi₂, Re₂Si₅, Si₄Zr₅, SmSi₂, SrSi₂, TaSi₂, TbSi₂, Tb₅Si₃, TiSi₂, 5 VSi₂, V₃Si, V₅Si₃, WSi₂, Ysi, Y₃Si₅, Y₅Si₃, Y₅Si₄, CoNb, CoSm₂, CoZr, CoZr₂, Co₂Zr, CuY, CuZr, Cu₄Zr, Fe₁₇Y₂, Fe₁₇Yb, FeNb, FeSi, FeTa, FeTi, Fe₂₃Tb₅, Fe₂₃Y₆, Fe₂Hf, Fe₂Nb, Fe₂Ta, Fe₂Ti, Fe₂Zr, Fe₃Y, HfCo, HfCo₂, HfCu₃, Hf₂Cu, Hf₂Cu₃, LaNi, LaNi₅, LaPt, LaPT₅, La₃Ni, 10 Mn₁₁Si₁₉, MnSi₂, MoSi₂, NbSi₂, Nb₃Ir, Nd₂Fe₁₄B, NiHf, NiTi, NiY, NiZr, NiZr₂, Ni₂Ta, Ni₃Nb, Ni₃Ta, Ni₅Y, Ni₅Yb, Ni₇Hf₂, Ni₇Zr₂, Sm₂Co₁₇, TaAl₃, TaSi₂, TiAl₃, TiAu, TiAu₂, TiCo, TiCu, TiMn₂, TiNi₃, TiPd, TiPd₃, TiPt, TiSi₂, Ti₂Ni, Ti₃Au, VSi₂, WSi₂, ZrCr₂, ZrSi₂ and Zr₂Cu. 15

7. The process for fabricating an integrated circuit package according to claim 1 wherein said plate of intermetallic compound comprises CuAl₃.

8. The process for fabricating an integrated circuit package according to claim **1** wherein said intermetallic com- 20 pound has a modulus of elasticity at least in the range of the modulus of elasticity of silicon.

9. The process for fabricating an integrated circuit package according to claim **3** wherein said silicon wafer is ground to a thickness of between about 50 microns and 25 about 250 microns.

10. The process of fabricating an integrated circuit package according to claim **1** wherein said redistribution layer comprises a dieletric layer including polyimide with copper interconnects between terminals of the die circuitry and an 30 array of solder pads on said polyimide.

11. The process of fabricating an integrated circuit package according to claim 10 wherein said solder ball contacts are fixed to said solder pads.

12. An integrated circuit package comprising:

a silicon wafer;

- a plate of intermetallic compound fixed to a back surface of said silicon wafer; and
- a plurality of solder ball contacts in electrical connection 4 with die circuitry on a front surface of said silicon wafer.

13. The integrated circuit package according to claim **12** wherein said plate of intermetallic compound comprises an intermetallic compound having a coefficient of thermal expansion of from about 18 ppm/° C. to about 26 ppm/° C.

14. The integrated circuit package according to claim 12 wherein said plate of intermetallic compound comprises an intermetallic compound having a coefficient of thermal expansion of about 22 ppm/° C.

15. The integrated circuit package according to claim **12** ⁵⁰ wherein said plate of intermetallic compound is comprised

6

of an intermetallic compound selected from the group consisting of: CoAl, FeAl₂, FeAl₃, Fe₂Al₅, CuAl₃, HfAl, HfAl₂, HfAl₃, Hf₃Al₂, LiAl, Mo₃Al, Mo₃Al₈, NbAl₃, Nb₃Al, NiAl, TaAl₃, TiAl, TiAl₃, ZrAl₂, ZrAl₃, Zr₄Al₃, CoB, Co₂B, FeB, Fe₂B, MnB, Mn₂B, NiB, Ni₂B, Ni₃B, Ni₄B₃, CeSi₂, CoSi, CoSi₂, Co₂Si, CrSi, CrSi₂, Cr₃Si, Cu₃Si, Cu₅Si, DySi₂, ErSi₂, EuSi₂, FeSi, FeSi₂, Fe₂Si, GdSi₂, MnSi, MnSi₂, Mn₅Si₃, MoSi₂, NbSi₂, NdSi₂, NiSi, Ni₂Si, PdSi, Pd₂Si, PrSi₂, PtSi, Pt₂Si, ReSi, ReSi₂, Re₂Si₅, Si₄Sr₅, SmSi₂, SrSi₂, TaSi₂, TbSi₂, Tb₅Si₃, TiSi₂, VSi₂, V₃Si, V₅Si₃, WSi₂, Ysi, Y₃Si₅, Y₅Si₃, Y₅Si₄, YbSi₂, CoNb, CoSm₂, CoZr, CoZr₂, Co₂Sr, CuY, CuZr, Cu₄Zr, Fe₁₇Y₂, Fe₁₇Yb, FeNb, FeSi, FeTa, FeTi, Fe₂₃Tb₅, Fe₂₃Y₆, Fe₂Hf, Fe₂Nb, Fe₂Ta, Fe₂Ti, Fe₂Zr, Fe₃Y, HfCo, HfCo₂, HfCu₃, Hf₂Cu, Hf₂Cu₃, LaNi, LaNi₅, LaPt, LaPt₅, La₃Ni, Mn₁₁Si₁₉, MnSi₂, MoSi₂, NbSi₂, Nb₃Ir, Nd₂Fe₁₄B, NiHf, NiTi, NiY, NiZr, NiZr₂, Ni₂, Ni₂Ta, Ni₃Nb, Ni₃Ta, Ni₅Y, Ni₅Yb, Ni₇Hf₂, Ni₇Zr₂, Sm₂Co₁₇, TaAl₃, TaSi₂, TiAl₃, TiAu, TiAu₂, TiCo, TiCu, TiMn₂, TiNi₃, TiPd, TiPd₃, TiPt, TiSi₂, Ti₂Ni, Ti₃Au, VSi₂, WSi₂, ZrCr₂, ZrSi₂, and Zr₂Cu.

16. The integrated circuit package according to claim 12 wherein said plate of intermetallic compound comprises CuAl₃.

17. The integrated circuit package according to claim 12 wherein said intermetallic compound has a modulus of elasticity at least in the range of the modulus of elasticity of silicon.

18. The integrated circuit package according to claim 12 further comprising a redistribution layer disposed on a front surface of said silicon wafers, wherein said solder ball contacts are connected to an array of pads which are connected to peripheral terminals of the die circuitry.

19. The integrated circuit package according to claim 12
35 wherein said silicon wafer has a thickness of between about 25 microns and about 200 microns.

20. A chip scale integrated circuit package comprising:

- a silicon wafer back ground to a thickness of between about 25 microns and about 250 microns;
- a plate of intermetallic compound fixed to a back surface of said silicon wafer, the intermetallic compound having a coefficient of thermal expansion of about 22 ppm/° C. and an elastic modulus at least in the range of the elastic modulus of the silicon wafer;
- a redistribution layer on a surface of said silicon wafer and covering die circuitry on said silicon wafer; and
- a plurality of solder ball contacts fixed to pads of said redistribution layer in electrical connection with die circuitry on a front surface of said silicon wafer.

* * * * *