

US009390927B2

(12) United States Patent

Chuang et al.

(54) CONTACT FORMATION FOR SPLIT GATE FLASH MEMORY

- (71) Applicant: Taiwan Semiconductor Manufacturing Company, Ltd., Hsin-Chu (TW)
- (72) Inventors: **Harry-Hak-Lay Chuang**, Singapore (SG); **Wei-Cheng Wu**, Zhubei (TW);

Ya-Chen Kao, Fuxing Township (TW); Chin-Yi Huang, Hsin-Chu (TW)

(73) Assignee: Taiwan Semiconductor Manufacturing

Company, Ltd., Hsin-Chu (TW)

(*) Notice: Subject to any disclaimer, the term of this patent is extended or adjusted under 35

U.S.C. 154(b) by 8 days.

- (21) Appl. No.: 13/968,772
- (22) Filed: Aug. 16, 2013

(65) **Prior Publication Data**

US 2015/0048433 A1 Feb. 19, 2015

(51) Int. Cl.

H01L 21/28 (2006.01)

H01L 27/115 (2006.01)

H01L 29/788 (2006.01)

H01L 21/8238 (2006.01)

H01L 29/49 (2006.01)

(52) U.S. Cl.

H01L 21/8247

CPC H01L 21/28008 (2013.01); H01L 21/28088 (2013.01); H01L 21/28273 (2013.01); H01L 21/28282 (2013.01); H01L 21/823842 (2013.01); H01L 27/11521 (2013.01); H01L 27/11546 (2013.01); H01L 27/11568 (2013.01); H01L 27/11573 (2013.01); H01L 29/4966 (2013.01); H01L 29/7881 (2013.01); H01L 29/792 (2013.01)

(2006.01)

(10) Patent No.: US 9,390,927 B2

(45) **Date of Patent:**

Jul. 12, 2016

(58) Field of Classification Search

See application file for complete search history.

(56) References Cited

U.S. PATENT DOCUMENTS

6,413,821 6,787,415		7/2002 9/2004	Ebina et al
6,809,385		10/2004	Ebina et al
7,061,043	B2 *	6/2006	Owa 257/316
8,815,675	B2 *	8/2014	Sugiyama et al 438/201
2006/0035435	A1*	2/2006	Yasui et al 438/299
2010/0006914	A1*	1/2010	Nakagawa 257/304
2010/0078705	A1*	4/2010	Chakihara et al 257/324
2010/0301404	A1*	12/2010	Kawashima H01L 21/28273
			257/316
2011/0095348	A1*	4/2011	Chakihara et al 257/298
2011/0272753	A1*	11/2011	Funayama et al 257/299
2012/0139025	A1*	6/2012	Gely et al 257/316
2012/0299084	A1*	11/2012	Saito et al 257/324


^{*} cited by examiner


Primary Examiner — Eric Ward (74) Attorney, Agent, or Firm — Slater Matsil, LLP


(57) ABSTRACT


An integrated circuit structure includes a plurality of flash memory cells forming a memory array, wherein each of the plurality of flash memory cells includes a select gate and a memory gate. A select gate electrode includes a first portion including polysilicon, wherein the first portion forms select gates of a column of the memory array, and a second portion electrically connected to the first portion, wherein the second portion includes a metal. A memory gate electrode has a portion forming memory gates of the column of the memory array.


20 Claims, 21 Drawing Sheets






























































CONTACT FORMATION FOR SPLIT GATE FLASH MEMORY

BACKGROUND

Flash memories are commonly used in integrated circuits. There are many designs for the flash memories. In one of the designs, a flash memory includes a gate dielectric over an active region, a select gate over the gate dielectric, and a charge storage layer on a side of the select gate and separated from the active region by an insulating film. A memory gate is on an opposite side of the storage layer than the select gate. A source region and a drain region are formed in the active region, with the select gate, the charge storage layer, and the select gate between the source and drain regions.

The memory gate and the select gate are formed of polysilicon. The select gate and the memory gate have different structures, with the memory gate covered by an insulating film, and the select gate not covered by the dielectric layer. Accordingly, to form contact plugs to connect to the memory gate and the select gate, two separate photolithography processes are needed. The cost of manufacturing the integrated circuit is thus increased. In addition, since the contact plugs are landed on the polysilicon of the memory gate and the select gate, with no silicide therebetween, the contact resistance is high.

BRIEF DESCRIPTION OF THE DRAWINGS

For a more complete understanding of the embodiments, ³⁰ and the advantages thereof, reference is now made to the following descriptions taken in conjunction with the accompanying drawings, in which:

FIGS. 1 through 12 are cross-sectional views and top views of intermediate stages in the manufacturing of electrical connections connecting to an embedded split gate flash memory in accordance with some exemplary embodiments; and

FIGS. 13A through 17C are cross-sectional views of intermediate stages in the manufacturing of electrical connections connecting to an embedded split gate flash memory in accordance with alternative embodiments.

DETAILED DESCRIPTION OF ILLUSTRATIVE EMBODIMENTS

The making and using of the embodiments of the disclosure are discussed in detail below. It should be appreciated, however, that the embodiments provide many applicable concepts that can be embodied in a wide variety of specific contexts. The specific embodiments discussed are illustrative, 50 and do not limit the scope of the disclosure.

An electrical connection to an embedded split gate flash memory and the method of forming the same are provided in accordance with various exemplary embodiments. The intermediate stages of forming the electrical connections to the 55 embedded split gate flash memory are illustrated. The variations of the embodiments are discussed. Throughout the various views and illustrative embodiments, like reference numbers are used to designate like elements.

FIGS. 1 through 12 illustrate the cross-sectional views and 60 top views of intermediate stages in the formation of the electrical connections to the embedded split gate flash memory in accordance with some embodiments. FIG. 1 illustrates a top view of a portion of flash memory array 20 and the respective contact pad regions 34. Contact pad regions 34 are used for 65 forming contact plugs to electrically connect to select gates 22 and memory gates 24 of memory array 20. As shown in

2

FIG. 1, flash memory array 20 includes a plurality of rows of active regions 26 extending in a row direction. Active regions 26 may be parts of a semiconductor substrate isolated from each other by isolation regions 28, which may be Shallow Trench Isolation (STI) regions in some embodiments. A plurality of select gates 22 and a plurality of memory gates 24 extend in the column direction. Each of active regions 26 forms a split gate flash memory cell 20 with one select gate 22 and one memory gate 24. Accordingly, a plurality of split gate flash memory cells 20 forms the memory array including a plurality of rows and columns.

Select gates 22 and memory gates 24 are formed as long strips having lengthwise directions extending in the column direction of memory array 20. The contact plugs for connecting to select gates 22 and memory gates 24 are formed in contact pad regions 34 (including regions 34A and 34B), which are on the opposite ends of memory array 20. The rectangles 38 are illustrated to show the positions for forming contact plugs, although the contact plugs have not been formed at this step.

FIGS. 2A, 2B, and 2C illustrate cross-sectional views of the structure in FIG. 1. FIG. 2A includes a portion of memory array 20 formed in device region 100, wherein the crosssectional view of device region 100 may be obtained from the plane containing line A-A in FIG. 1. FIG. 2A also includes device regions 200, 300, and 400. Device region 200 is a High-Voltage (HV) device region. Device regions 300 and 400 are selected from an Input/output (TO) region, a Static Random Access Memory (SRAM) region, and a general logic (core) device region. Device region 100 is used for forming embedded flash memory cells 30 therein. HV region 200 is used for forming HV Metal-Oxide-Semiconductor (MOS) device 202 therein. NMOS Region 300 is used for forming NMOS device 302 therein, wherein NMOS device 302 may be an IO device, a core device, or an SRAM MOS device. PMOS region 400 is used for forming PMOS device 402 therein, wherein PMOS device 402 may also be an IO device, a core device, or an SRAM MOS device. HV device 202 is supplied with, and is configured to endure, a positive power supply voltage higher than the positive power supply voltage of devices 302 and 402. For example, devices 302 and 402 may be supplied with a positive power supply voltage lower than about 1V, and device 202 may be supplied with a positive power supply voltage between about 1.5V and about 15V.

As shown in FIG. 2A, each of split gate flash memory devices 30 includes gate dielectric 43 on active region 26, and select gate 22 over gate dielectric 43. Active region 26 may be a part of semiconductor substrate 21. Memory gate 24 is on the source side of select gate 22, and is spaced apart from select gate 22 by charge storage layer 50 and insulating layers 48 and 52. Source silicide region 56 and drain silicide region 58 are formed on the opposite sides of select gate 22 and memory gate 24. Source region 53 and drain region 59 are underlying silicide regions 56 and 58, respectively. Charge storage layer 50 may include a vertical leg and a horizontal leg, wherein memory gate 24 is disposed on the horizontal leg of charge storage layer 50. Sidewall spacers 54 are disposed on the sidewalls of select gate 22 and memory gate 24. Dielectric layer 60 is overlying memory gate 24. HV MOS device 202 includes gate dielectric 204 and gate electrode 206, and source and drain regions (not illustrated) on the opposite sides of gate electrode 206. NMOS device 302 includes gate dielectric 304 and gate electrode 306, and source and drain regions (not illustrated) on the opposite sides of gate electrode 306. PMOS device 402 includes gate dielectric 404 and gate electrode 406, and source and drain regions 408 on the opposite sides of gate electrode 406. In accordance with some embodi-

ments, select gates 22, memory gates 24, and gate electrodes 206, 306, and 406 are formed of polysilicon. FIG. 2A also illustrates Contact Etch Stop Layer (CESL) 55 and Inter-Layer Dielectric (ILD) 57. In some embodiments, the top surfaces/edges of dielectric layer 60, gate spacers 54, select 5 gates 22, CELS 55, and ILD 57 are level with each other.

FIG. 2B is a cross-sectional view obtained from the plane containing line B-B in FIG. 1, and FIG. 2C is a cross-sectional view obtained from the plane containing line C-C in FIG. 1.

Unless specified otherwise, throughout the description, all cross-sectional views in the figures with figure numbers ended with letter "A" are obtained from the same plane that contains line A-A in FIG. 1, all cross-sectional views in the Figures with figure numbers ended with letter "B" are obtained from the same plane that contains line B-B in FIG. 1, and all cross-sectional views in the Figures with figure numbers ended with letter "C" are obtained from the same plane that contains line C-C in FIG. 1.

Referring to FIG. 2B, which shows a view of contact region 20 34A, memory gate electrode 24 is illustrated. The memory gate electrode 24 in FIG. 2B is connected to the memory gates 24 in memory cells 30 as shown in FIG. 2A. FIG. 2C shows a view of contact pad region 34B, wherein select gate electrodes 22 are illustrated. The select gate electrodes 22 in FIG. 25 2C are connected to the select gates 22 in memory region 20 shown in FIG. 2A.

Referring to FIG. 3, photo resist 62 is formed to cover memory array 20 and portions of contact pad regions 34. Photo resist 62 is patterned to form openings 63. FIG. 3 30 illustrates three possible configurations of openings 63 in accordance with different embodiments. For example, openings 63A are discrete openings, with each formed for one of memory gates 24, and are formed in contact pad regions 34A. Opening 63B is a strip opening in contact pad regions 34A and extending through a plurality of memory gates 24 and select gates 22. Openings 63C are wide openings extending into both contact pad regions 34A and 34B.

FIGS. 4A, 4B, and 4C illustrate the cross-sectional views of the structure shown in FIG. 3. As shown in FIG. 4A, photo 40 resist 62 covers the memory device region 100 and device regions 200, 300, and 400. Referring to FIG. 4B, photo resist 62 (FIG. 4A) is used as an etching mask to etch dielectric layer 60 (FIG. 2A), which covers memory gate 24, so that recess 64 is formed over memory gate 24. The other features shown in FIGS. 4B and 4C are either resistant to the etchant, or have a low etching rate due to their small exposure areas to the etchant. Accordingly, the other features in FIGS. 4B and 4C are left in the resulting structure. Photo resist 62 is then removed.

FIGS. 5A, 5B, and 5C illustrate the formation of conductive hard mask layer 66 and the respective patterning. First, a blanket conductive hard mask layer 66 is formed. Hard mask layer 66 may be formed of titanium, tantalum, titanium nitride, tantalum nitride, or the like. Hard mask layer 66 stends into recess 64 (FIG. 5B), and are formed on the top surface of memory gate 24 and on the sidewalls of recess 64. Next, photo resist 65 is formed to cover some areas, including regions 100, 200, 300, and 400 in FIG. 5A and contact pad region 34A. Contact pad region 34B is exposed through photo resist 65, and the exposed portions of hard mask layer 66 are etched. The resulting structure is shown in FIGS. 5A, 5B, and 5C.

FIG. 6 illustrates a top view of the structures in FIGS. 5A, 5B, and 5C. Openings 67 are formed in photo resist 65. 65 Rectangles 67A and 67B are the likely shapes and positions of openings 67 in accordance with different embodiments,

4

wherein the portions of hard mask layer **66** (FIGS. **5**A and **5**B) are removed from openings **67**A or **67**B.

FIG. 7 illustrates the remaining portions of hard mask layer 66. The hard mask layer 66 shown in FIG. 7 corresponds to the embodiments in which the openings in photo resist 65 have the shape of 67B in FIG. 6. As shown in FIG. 7, hard mask layer 66 remains to cover memory array 20 and contact pad regions 34A.

Next, as shown in FIGS. 8A, 8B, and 8C, the remaining photo resist 65 (FIGS. 5A and 5B) is removed. Gate electrode 406 (FIG. 5A) and portions of select gates 22 that are not covered by hard mask layer 66 are also etched. In accordance with some embodiments, the etching includes two steps, which includes a dry etching performed before the removal of photo resist 65, and a wet etching performed after the removal of photo resist 65. In alternative embodiments, the etching is performed after the removal of photo resist 65. Recesses 68 and 408 are formed due to the removal of select gates 22 and gate electrode 406, respectively.

A conductive material is then formed to fill recesses 68 and 408, and the resulting structure is shown in FIGS. 9A, 9B, and 9C. Conductive material 70 may comprise a metal-containing material such as a metal carbonitride (such as TaCN). In the illustrated embodiments in which conductive material 70 also forms the gate of PMOS device 403, conductive material 70 may have a work function close to the valence band of silicon, wherein the work function may be in the range between about 4.5 eV and about 4.9 eV. Conductive material 70 may have a homogeneous structure including a single layer, or may have a composite structure including a plurality of layers. The formation method may also include Atomic Layer Deposition (ALD).

A planarization step, which is performed to remove excess portions of conductive material 70 and hard mask layer 66, is then performed, and the resulting structure is shown in FIGS. 10A, 10B, and 10C. The planarization may be performed using Chemical Mechanical Polish (CMP), which stops on the top surface of ILD 57. Accordingly, the features shown in FIGS. 10A, 10B, and 10C including 22, 57, 60, 72, 73, and 410 have top surfaces level with each other. After the CMP, the remaining portions of conductive material 70 form new select gate electrodes 72 (FIG. 10C), which are connected to select gates 22 of memory cells 30 (FIG. 10A). The remaining portion of conductive material in device region 400 forms replacement gate 410. Furthermore, as shown in FIG. 10B, in contact pad region 34A, the portions of hard mask layer 66 over the top surface of ILD 57 are also removed. As a result, some remaining portions 73 of conductive material 70 are over the remaining portions of hard mask layer 66. As shown 50 in FIG. 10B, the original memory gate electrodes 24 and the overlying remaining portions of hard mask layer 66 and metal-containing portions 73 in combination form new memory gate electrodes. In memory region 100 (FIG. 10A), however, memory gates 24 remain to be covered by dielectric

FIGS. 11A, 11B, and 11C illustrate the remaining process steps for forming contact plugs 74 (including 74A, 74B, and 74C). In accordance with some embodiments, gate electrodes 206 and 306 (FIG. 10A) are replaced with replacement gates 210 and 310, respectively, as shown in FIG. 11A. Replacement gate 310 may be formed of a metal having a low work function between about 4.3 eV and about 4.5 eV, for example. The formation process may also include forming ILD 76 over the structure in FIGS. 10A, 10B, and 10C, forming contact openings in ILD 76, and forming contact plugs 74 in the contact openings. Metal lines 78, which may be in the bottom metal layer (M1) may then be formed to electrically connect

to contact plugs **74**. As shown in FIG. **11**A, contact plugs **74** include source and drain contact plugs **74**C, which are electrically connected to the source and drain silicide regions of devices **30**, **202**, **302**, and **402**. Contact plugs **74**C penetrate through ILD **57** and CESL **55**. In addition, the gate electrode of HV MOS device **202** and the gate electrode of NMOS device **302** are replaced by metal-containing gate electrodes **210** and **310**, respectively. The details for forming the replacement gates are not discussed in detail herein.

Referring to FIG. 11B, contact plugs 74 also include contact plug 74A, which is over and in contact with conductive material 73, and hence is electrically connected to the underneath memory gate 24 through conductive hard mask layer 66. Referring to FIG. 11C, contact plugs 74 include contact plugs 74B, which are over and in contact with select gates 72. 15 Accordingly, in accordance with some embodiments, contact plugs 74A and 74B are in contact with metal-containing materials 73 and 72, respectively, and hence the respective contact resistance values are low.

FIG. 12 illustrates a top view of a final structure formed in accordance with alternative embodiments, wherein select gates 22 and select gate electrodes 72, memory gates 24 and memory gate electrodes 24/66/73 are marked to illustrate their positions. It is appreciated that due to different combinations of the size and the positions of openings 63 (FIG. 3) 25 and openings 67 (FIG. 6), and also due to the symmetrical/non-symmetrical layouts of memory array 20, select gates 22, and memory gates 24, there are many combinations of sizes and positions in the design of select gates 72 and 24/66/73, and these combinations are in the scope of the present disclosure.

FIGS. 13A through 17C illustrate cross-sectional views of intermediate stages in the formation of electrical connections in accordance with alternative embodiments. These embodiments are similar to the embodiments in FIGS. 1 through 12, 35 except that the dielectric layers 60 overlapping memory gates 24 (FIG. 17B) are not replaced with metal-containing materials. Unless specified otherwise, the materials and formation methods of the components in these embodiments are essentially the same as the like components, which are denoted by 40 like reference numerals in the embodiments shown in FIGS. 1 through 12. The details regarding the formation process and the materials of the components shown in FIGS. 13A through 17C may thus be found in the discussion of the embodiment shown in FIGS. 1 through 12.

The initial structure of these embodiments is essentially the same as shown in FIGS. 2A, 2B, and 2C. In these embodiments, the steps shown in FIGS. 3, 4A, 4B, and 4C are skipped. Next, hard mask layer 66 is formed, as shown in FIGS. 13A, 13B, and 13C. Hard mask layer 66 is formed as a 50 blanket layer in accordance with some embodiments, followed by forming photo resist 65 to pattern hard mask layer 66. As shown in FIGS. 13A and 13B, photo resist 65 covers portions of hard mask layer 66 in regions 100, 200, 300, and 400 and contact pad region 34A. Photo resist 65 is removed 55 from contact pad region 34B to form opening 67, as shown in FIG. 13C. The possible locations and sizes of openings 67 may be essentially the same as shown in FIG. 6, which illustrates 67A and 67B as alternative embodiments. As shown in FIG. 13B, in metal pad region 34A, the remaining hard mask 60 layer 66 is over, and may be in physical contact with, dielectric layer 60.

Hard mask layer 66 is then used as an etching mask to remove exposed gate electrode 406 (FIG. 13A) and select gates 22 (FIG. 13C), and photo resist 65 is also removed. The 65 resulting structure is shown in FIGS. 14A, 14B, and 14C. Recesses 68 and 408 are thus formed in contact pad region

6

34B and device region 400, respectively. As shown in FIG. 14B, in contact pad region 34A, dielectric layer 60 remains to be over memory gate 24. FIGS. 15A, 15B, and 15C illustrate the formation of metal-containing conductive material 70. FIGS. 16A, 16B, and 16C illustrate the planarization for removing excess portions of metal-containing conductive material 70. The details of the formation process are similar to what is shown in FIGS. 9A through 10C, and hence are not repeated herein.

FIGS. 17A, 17B, and 17C illustrate the formation of replacement gates 210 and 310, ILD 76, contact plugs 74, and metal lines 78. As shown in FIG. 17A, contact plugs 74 include source and drain contact plugs 74C, which are electrically connected to source and drain silicide regions of devices 30, 202, 302, and 402. Contact plugs 74C penetrate through ILD 57 and CESL 55. Referring to FIG. 17B, contact plugs 74 also include contact plug 74A, which penetrates through dielectric layer 60 to electrically connect to memory gate 24. Although contact plugs 74A may be in contact with the silicon of memory gate 24, and hence the contact resistance is high, the method in accordance with these embodiments may save a lithography mask and a lithography step (which is shown in FIG. 3). Referring to FIG. 17C, contact plugs 74 include contact plugs 74B, which are over and in contact with select gates 72. Accordingly, in accordance with some embodiments, contact plugs 74B are in contact with metal-containing material portion 72, and hence the contact resistance is low.

In the above-disclosed embodiments, select gates 72 (FIGS. 11A, 11B, 11C, 17A, 17B, and 17C) and memory gate portions 73 are formed by the same process that is used for replacing the original polysilicon for PMOS device 402 with replacement gates. In alternative embodiments, gate electrode 306 (FIGS. 2A and 13A) of the NMOS device 302 may be replaced by metal-containing gates, and select gates 72 and memory gate portions 73 may be formed simultaneously when the original polysilicon of gate electrode 306 is replaced.

In the embodiments of the present disclosure, by replacing the polysilicon of the select gates and memory gates in the split gate flash memory devices with metal-containing gates, the respective contact resistance is reduced. Furthermore, the replacement of the select gates and memory gates may be performed simultaneously as the replacement of IO devices, logic devices, and/or SRAM devices. Therefore, the manufacturing cost is not increased.

In accordance with some embodiments, an integrated circuit structure includes a plurality of flash memory cells forming a memory array, wherein each of the plurality of flash memory cells includes a select gate and a memory gate. A select gate electrode includes a first portion including polysilicon, wherein the first portion forms select gates of a column of the memory array, and a second portion electrically connected to the first portion, wherein the second portion includes a metal. A memory gate electrode has a portion forming memory gates of the column of the memory array.

In accordance with other embodiments, an integrated circuit structure includes a plurality of flash memory cells forming a memory array. Each of the plurality of flash memory cells includes a select gate and a memory gate. A select gate electrode includes a first portion including polysilicon, wherein the first portion forms select gates of a column of the memory array. The select gate electrode further includes a second portion electrically connected to the first portion, wherein the second portion comprises a metal. A memory gate electrode includes a first portion forming memory gates of the column of the memory array, and a second portion,

which includes a polysilicon bottom portion and a metalcontaining top portion. The metal-containing top portion and the second portion of the select gate electrode are formed of a same material with same elements and same percentages of the elements, and have top surfaces level with each other.

In accordance with yet other embodiments, a method includes removing a first portion of a select gate electrode of a flash memory array. The select gate electrode further includes a second portion electrically connected to the first portion, wherein the second portion remains after the first 10 portion is removed. The second portion forms select gates of a column of memory cells of the flash memory array. The method further includes filling a metal-containing material in a first recess left by the first portion of the select gate elec-

Although the embodiments and their advantages have been described in detail, it should be understood that various changes, substitutions and alterations can be made herein without departing from the spirit and scope of the embodiments as defined by the appended claims. Moreover, the 20 scope of the present application is not intended to be limited to the particular embodiments of the process, machine, manufacture, and composition of matter, means, methods and steps described in the specification. As one of ordinary skill in the machines, manufacture, compositions of matter, means, methods, or steps, presently existing or later to be developed, that perform substantially the same function or achieve substantially the same result as the corresponding embodiments described herein may be utilized according to the disclosure. 30 Accordingly, the appended claims are intended to include within their scope such processes, machines, manufacture, compositions of matter, means, methods, or steps. In addition, each claim constitutes a separate embodiment, and the combination of various claims and embodiments are within 35 portion of the memory gate electrode comprises: the scope of the disclosure.

What is claimed is:

- 1. An integrated circuit structure comprising:
- a plurality of flash memory cells on a substrate forming a memory array, wherein each of the plurality of flash 40 memory cells comprises a select gate and a memory
- a select gate electrode over the substrate, the select gate electrode on a gate dielectric, the select gate electrode comprising:
 - a polysilicon-containing portion over the substrate, wherein the polysilicon-containing portion forms select gates of respective flash memory cells in a column of the memory array; and
 - a first metal-containing portion over the substrate, the 50 first metal-containing portion being physically and electrically connected to the polysilicon-containing portion, an interface of the first metal-containing portion with the polysilicon-containing portion forming a plane extending away from the substrate, the metal- 55 containing portion physically contacting the gate dielectric, the metal-containing portion and the polysilicon-containing portion having top surfaces level with each other; and
- a memory gate electrode comprising a first portion, 60 wherein the first portion of the memory gate electrode forms memory gates of the respective flash memory cells in the column of the memory array.
- 2. The integrated circuit structure of claim 1 further comprising:
 - an Inter-Layer Dielectric (ILD) over the select gate electrode and the memory gate electrode; and

- a contact plug penetrating through the ILD, wherein the contact plug comprises a bottom surface in contact with a top surface of the first metal-containing portion of the select gate electrode.
- 3. The integrated circuit structure of claim 1 further comprising a Metal-Oxide-Semiconductor (MOS) device selected from the group consisting essentially of an input/ output device, a logic device, and a Static Random Access Memory (SRAM) device, wherein the MOS device comprises a gate electrode, and wherein the gate electrode of the MOS device and the first metal-containing portion of the select gate electrode have a same material composition.
- 4. The integrated circuit structure of claim 3, wherein a top surface of the gate electrode of the MOS device, a top surface of the polysilicon-containing portion of the select gate electrode, and a top surface of the first metal-containing portion of the select gate electrode are level with each other.
- 5. The integrated circuit structure of claim 1 further comprising:
 - a dielectric layer overlapping the first portion of the memory gate electrode, wherein the dielectric layer is at a same level as a top portion of the first metal-containing portion of the select gate electrode.
- 6. The integrated circuit structure of claim 5, wherein the art will readily appreciate from the disclosure, processes, 25 memory gate electrode further comprises a second portion electrically connected to the first portion, wherein the dielectric layer comprises an extending portion covering the second portion, and wherein the integrated circuit structure further comprises a contact plug penetrating through the extending portion to contact a top surface of the second portion of the memory gate electrode.
 - 7. The integrated circuit structure of claim 1, wherein the memory gate electrode further comprises a second portion electrically connected to the first portion, wherein the second
 - a polysilicon layer;
 - a conductive hard mask layer over the polysilicon layer;
 - a second metal-containing portion over the conductive hard mask layer, wherein a top surface of the second metal-containing portion is level with a top surface of the first metal-containing portion of the select gate electrode.
 - 8. The integrated circuit structure of claim 7, wherein the 45 second metal-containing portion of the second portion of the memory gate electrode and the first metal-containing portion of the select gate electrode have a same material composition.
 - 9. An integrated circuit structure comprising:
 - a plurality of flash memory cells forming a memory array, wherein each of the plurality of flash memory cells comprises a select gate and a memory gate;
 - a select gate electrode on a gate dielectric, the select gate electrode comprising:
 - a first portion comprising polysilicon, the polysilicon of the first portion physically contacting the gate dielectric, wherein the first portion forms select gates of respective flash memory cells in a column of the memory array; and
 - a second portion electrically connected to the first portion, wherein the second portion comprises a metalcontaining material, the metal-containing material of the second portion physically contacting the gate dielectric; and
 - a memory gate electrode comprising:
 - a first portion forming memory gates of the respective flash memory cells in the column of the memory

9

- a second portion comprising:
 - a polysilicon bottom portion; and
 - a metal-containing top portion, wherein the metalcontaining top portion and the metal-containing material of the select gate electrode have a same 5 material composition, and have top surfaces level with each other.
- 10. The integrated circuit structure of claim 9 further comprising:
 - a conductive hard mask layer between the polysilicon bot- $\,^{10}\,$ tom portion and the metal-containing top portion, wherein the conductive hard mask layer is at a same level as a top portion of the first portion of the memory gate electrode.
- 11. The integrated circuit structure of claim 9, wherein 15 each of the plurality of flash memory cells further comprises a charge storage layer comprising:
 - a vertical portion between the select gate and the memory gate; and
 - a horizontal portion overlapped by the memory gate.
- 12. The integrated circuit structure of claim 9 further comprising a Metal-Oxide-Semiconductor (MOS) device selected from the group consisting essentially of an input/ output device, a logic device, and a Static Random Access Memory (SRAM) device, wherein the MOS device com- 25 prises a gate electrode, and wherein the gate electrode of the MOS device and the metal-containing material of the select gate electrode have a same material composition.
- 13. The integrated circuit structure of claim 9 further comprising:
 - a dielectric layer overlapping the first portion of the memory gate electrode, wherein the dielectric layer is at a same level as a top portion of the second portion of the select gate electrode.
- 14. The integrated circuit structure of claim 13, wherein a 35 memory gate electrode comprising: top surface of the dielectric layer and a top surface of the second portion of the select gate electrode are level with each
 - 15. An integrated circuit structure comprising:
 - a plurality of flash memory cells on a substrate forming a 40 memory array, wherein each of the plurality of flash memory cells comprises a select gate and a memory
 - a select gate electrode over the substrate, the select gate electrode comprising:
 - a first portion formed of a first conductive material, wherein the first portion extends into the memory
 - a second portion outside of the memory array and formed of a second conductive material different from

10

the first conductive material, wherein the first portion and the second portion are continuously connected to form a straight conductive strip in a plan view, wherein the first conductive material of the first portion physically contacts the second conductive material of the second portion forming a vertical interface extending away from the substrate, the first portion and the second portion being the same height.

- 16. The integrated circuit structure of claim 15 further comprising a memory gate electrode, wherein a portion of the memory gate electrode forms memory gates of respective flash memory cells in a column of the memory array.
- 17. The integrated circuit structure of claim 15, wherein the first portion of the select gate electrode forms select gates of respective flash memory cells in a column of the memory array.
- 18. The integrated circuit structure of claim 15, wherein the first conductive material is polysilicon, and the second conductive material comprises metal.
- 19. The integrated circuit structure of claim 15 further comprising a memory gate electrode over the substrate, the memory gate electrode comprising:
 - a third portion formed of the first conductive material, a dielectric material being over the third portion, wherein the third portion extends into the memory array; and
 - a fourth portion outside of the memory array and formed of the first conductive material, the dielectric material being over the fourth portion, wherein the third portion and the fourth portion are continuously connected to form a straight conductive strip, wherein a top surface of the dielectric material is co-planar with respective top surfaces of the first portion and the second portion.
- 20. The integrated circuit structure of claim 15 further comprising a memory gate electrode over the substrate, the
 - a third portion formed of the first conductive material, a dielectric material being over the third portion, wherein the third portion extends into the memory array; and
 - a fourth portion outside of the memory array and comprising:
 - a layer of the first conductive material,
 - a conductive hard mask portion over the layer of the first conductive material, and
 - a layer of the second conductive material over the conductive hard mask portion, wherein the third portion and the fourth portion are continuously connected to form a straight conductive strip, wherein respective top surfaces of the layer of the second conductive material and the dielectric material are co-planar.