

(54) SYSTEMS AND METHODS FOR HIGH-THROUGHPUT AND SMALL-FOOTPRINT SCANNING EXPOSURE FOR LITHOGRAPHY

- (71) Applicant: Taiwan Semiconductor
Manufacturing Company, Ltd.,
Hsin-Chu (TW)
- (72) Inventors: **Burn Jeng Lin**, HsinChu (TW); (56) **Shy-Jay Lin**, Jhudong Township (TW); Jaw-Jung Shin, HsinChu (TW); Wen-Chuan Wang, HsinChu (TW)
- (73) Assignee: **TAIWAN SEMICONDUCTOR** 20 MANUFACTURING COMPANY,
LTD., Hsinchu (TW)
- **LTD.**, Hsinchu (TW) (Continued)

(*) Notice: Subject to any disclaimer, the term of this OTHER PUBLICATIONS

patent is extended or adjusted under 35 patent is extended or adjusted under 35 U.S.C. 154(b) by 0 days.

This patent is subject to a terminal dis claimer.

-
- (22) Filed: **Dec. 6, 2016**
- (65) **Prior Publication Data**

US 2017/0082926 A1 Mar. 23, 2017

Related U.S. Application Data

- (63) Continuation of application No. 14/962,266, filed on Dec. 8, 2015, now Pat. No. 9,519,225, which is a (Continued)
- (51) Int. Cl.

(12) **United States Patent** (10) Patent No.: US 9,810,994 B2

Lin et al. (45) Date of Patent: *Nov. 7, 2017 (45) Date of Patent: $*Nov. 7, 2017$

- (52) U.S. Cl.
CPC *G03F 7/70275* (2013.01); *G03F 7/70008* (2013.01) ; $G03F \frac{7}{7015} (2013.01)$;
(Continued)
- (58) Field of Classification Search

CPC GO3F 7/70008; GO3F 7/7015; GO3F 7/70208; G03F 7/70275; G03F 7/70358; (Continued)

References Cited

U.S. PATENT DOCUMENTS

(Continued)

M.A. McCord, et al., "REBL: Design Progress Toward 16 nm Half-Pitch Maskless Projection Electron Beam Lithography", Proc. of SPIE 8323, 832311-1 (2012).

Primary Examiner — Colin Kreutzer (21) Appl. No.: 15/370,174 (74) Attorney, Agent, or Firm — Haynes and Boone, LLP

(57) ABSTRACT

The present disclosure provides a lithography system com prising a radiation source and an exposure tool including a plurality of exposure columns densely packed in a first direction. Each exposure column includes an exposure area configured to pass the radiation source . The system also includes a wafer carrier configured to secure and move one or more wafers along a second direction that is perpendicu lar to the first direction, so that the one or more wafers are exposed by the exposure tool to form patterns along the second direction. The one or more wafers are covered with resist layer and aligned in the second direction on the wafer carrier.

20 Claims, 9 Drawing Sheets

Related U.S. Application Data (56) References Cited

continuation of application No. 14/030,490, filed on continuation of application No. 14/030,490, filed on U.S. PATENT DOCUMENTS Sep. 18, 2013, now Pat. No. 9,229,332.

 (51) Int. Cl.

- (52) U.S. Cl.
	- CPC G03F 7/70208 (2013.01); G03F 7/70358 (2013.01); G03F 7/70716 (2013.01); G03F 7/70725 (2013.01); *H01L 21/682* (2013.01)

(58) Field of Classification Search CPC . G03F 7/70716; G03F 7/70725; H01L 21/682 USPC 310/12.06; 355/46, 53, 67, 70, 77 See application file for complete search history .

* cited by examiner

FIG.4C

HIGH-THROUGHPUT AND pattern on a wafer according to one or more embodiments.
SMALL-FOOTPRINT SCANNING EXPOSURE FIGS. 2B-2E are cross-sectional side views illustrating
FOR LITHOGRAPHY forming a pattern on a wafer using lith

U.S. patent application Ser. No. 14/962,266, filed on Dec. 8, according to some embodiments of the present disclosure.
2015 which is a continuation application of U.S. patent ¹⁰ FIG. 4A is a top view of a unit column as application Ser. No. 14/030,490, filed on Sep. 18, 2013, the including six exposure columns densely packed together to
disclosure of a wafer according to disclosure of which is hereby incorporated by reference in perform step and scan exposure of a wafer according to the present disclosure.

The semiconductor integrated circuit (IC) industry has
experienced exponential growth. Technological advances in
IC 5A is a top view of an exposure tool including a
IC materials and design have produced generations of ICs
 evolution, functional density (i.e., the number of intercon-
nected devices per chip area) has generally increased while
scan'' on a plurality of wafers at one time according to some nected devices per chip area) has generally increased while scan'' on a plurality of wafers at one time according to some geometry size (i.e., the smallest component (or line) that can 25 embodiments of the present disclos be created using a fabrication process) has decreased. This FIG. 5C is a schematic drawing illustrating the "step and scaling down process generally provides benefits by increas-
scan" exposure on a plurality of wafers at scaling down process generally provides benefits by increas-
ing production efficiency and lowering associated costs. exposure tool of FIG. 5A and the wafer carrier of FIG. 5B. Such scaling down has also increased the complexity of FIG. 5D is a schematic drawing illustrating the "step and processing and manufacturing ICs and, for these advances to 30 scan" exposure on a plurality of wafers at one processing and manufacturing ICs and, for these advances to ³⁰ scan" exposure on a plurality of wafers at one time using
be realized, similar developments in IC processing and multiple exposure tools of FIG. 5A and multi

manufacturing are needed. carriers of FIG. 5B.
Lithography generally includes the patterned exposure of
a resist so that portions of the resist can be selectively
DETAILED DESCRIPTION a resist so that portions of the resist can be selectively removed to expose underlying areas for selective processing 35 such as by etching, material deposition, implantation and the The following disclosure provides many different
like. Photolithography utilizes electromagnetic energy in the embodiments, or examples, for implementing differ like. Photolithography utilizes electromagnetic energy in the embodiments, or examples, for implementing different fea-
form of ultraviolet light for selective exposure of the resist. tures of the invention. Specific examp form of ultraviolet light for selective exposure of the resist. tures of the invention. Specific examples of components and As an alternative to electromagnetic energy (including arrangements are described below to simplif X-rays), charged particle beams have been used for high 40 disclosure. These are, of course, merely examples and are resolution lithographic resist exposure. In particular, elec- not intended to be limiting. For example, t resolution lithographic resist exposure. In particular, elec-
tron beams have been used since the low mass of electrons first feature over or on a second feature in the description tron beams have been used since the low mass of electrons
allows may include embodiments in which the first and
relatively accurate control of an electron beam at that follows may include embodiments in which the first and relatively low power and relatively high speed. Electron second features are formed in direct contact, and may also
beam lithography system is also an effective method to scale 45 include embodiments in which additional fe beam lithography system is also an effective method to scale 45 include embodiments in which additional features may be down the feature size. However, wafer throughput and formed between the first and second features, such that the footprint by the current lithography systems are still not first and second features may not be in direct con footprint by the current lithography systems are still not first and second features may not be in direct contact. In efficient enough for large scale fabrication in the IC industry, addition, the present disclosure may re

increasing the wafer throughput and saving the footprint for 50

dard practice in the industry, various features are not drawn the electron beam lithography system 100 includes a source to scale and are used for illustration purpose only. In fact, the 102, a condenser lens column 104, a dimension of the various features may be arbitrarily 60 increased or reduced for clarity of discussion.

FIG. 1B represents a schematic diagram of a photolithog-65 raphy system according to one or more embodiments of the raphy system according to one or more embodiments of the ment, and is not intended to limit the present invention present disclosure.

SYSTEMS AND METHODS FOR FIG. 2A is a flowchart illustrating a method of forming a **HIGH-THROUGHPUT AND** pattern on a wafer according to one or more embodiments.

forming a pattern on a wafer using lithography method of
5. $FIG. 2A$ according to one or more embodiments of the FIG. 2A according to one or more embodiments of the present disclosure.

PRIORITY DATA present disclosure.

FIG. 3 is a flowchart illustrating a method of performing

The present application is a continuation application of the "step and scan" exposure using a lithography system

S patent appli

FIGS. 4B-4C are schematic drawings illustrating the scanning and the stepping processes, respectively, during the BACKGROUND

¹⁵ scanning and the stepping processes, respectively, during the

exposure of a wafer using the UCA of FIG. 4A according to

some embodiments of the present disclosure.

multiple exposure tools of FIG. 5A and multiple wafer

efficient enough for large scale fabrication in the IC industry. addition, the present disclosure may repeat reference numer-
Accordingly, what needed are systems and methods for als and/or letters in the various examples. Accordingly, what needed are systems and methods for als and/or letters in the various examples. This repetition is reasing the wafer throughput and saving the footprint for 50 for the purpose of simplicity and clarity and the lithography system.

dictate a relationship between the various embodiments

and/or configurations discussed.

BRIEF DESCRIPTION OF THE DRAWINGS FIG. 1A illustrates a schematic diagram of an electron beam lithography system 100 according to one or more embodiments of the present disclosure. In some embodi-The present disclosure is best understood from the fol- 55 embodiments of the present disclosure. In some embodi-
lowing detailed description when read with accompanying ments, a lithography system may also be referred to 102, a condenser lens column 104, a pattern generator (PG) 106, an electric signal generator (ESG) 108, an integrated circuit (IC) design database 110, a projection lens column FIG. 1A represents a schematic diagram of an electron 112, a wafer stage 114, and a wafer 116 disposed on the FIG. 1A represents a schematic diagram of an electron 112, a wafer stage 114, and a wafer 116 disposed on the beam lithography system according to one or more embodi-
wafer stage 114. It is understood that other configurat beam lithography system according to one or more embodi-
method wafer stage 114. It is understood that other configurations
ments of the present disclosure.
one or more embodiant and inclusion or omission of various items and inclusion or omission of various items in the system 100 may be possible. The system 100 is an example embodibeyond what is explicitly recited in the claims.

The source 102 provides a radiation beam, such as an In some embodiments, a high electric potential is applied
electron beam or an ion beam. The source 102 may include between the cathode and the anode at the source 102, w the electron source includes a cathode, an anode, and an The value of the applied electric potential determines the aperture. The electron source provides a plurality of electron $\frac{5}{2}$ energy level of the electron bea aperture. The electron source provides a plurality of electron $\frac{5}{2}$ energy level of the electron beams leaving the aperture. The beams emitted from a conducting material by heating the electron beams reduces as the e beams emitted from a conducting material by heating the energy of the electron beams reduces as the electron beams
conducting material to a very high temperature where the travel toward the pattern generator 106. The pixel conducting material to a very high temperature, where the travel toward the pattern generator 106. The pixels in the
electrons have sufficient energy to overcome a work function pattern generator 106 are programmed to be s electrons have sufficient energy to overcome a work function pattern generator 106 are programmed to be substantially
herrior and accept from the conducting material (thermionic zero or a few volts according to the signal barrier and escape from the conducting material (thermionic zero or a few volts according to the signal from the optical
contracts) or hy evaluate field (actordial) α , α fibers. Those pixels that are substantially ze sources), or by applying an electric field (potential) suffi-
ciently strong that the electrons tunnel through the work
that is the substantial decrease that the source of Ω . The

other after passing through the condenser lens column 104. to hundreds of kilo volts to reach the wafer 116 secured on In some embodiments, the condenser lens column 104 may the wafer stage 114.

to an electric to optical signal converter that is coupled to the vacuum pumps, such as a mechanical pump for a low electric signal generator 108 and to the IC design database vacuum and an ion pump for a high vacuum. 110. In some embodiments, the pattern generator 106 may The electron beam lithography system 100 also includes include a mirror array plate, at least one electrode plate 25 a computer 120 with a processor, a memory, and an I/O disposed over the mirror array plate, and at least one interface. The computer 120 may be coupled to the source insulator sandwiched between the mirror array plate and the 102, the PG 106, the ESG 108, the IC database 110, insulator sandwiched between the mirror array plate and the 102, the PG 106, the ESG 108, the IC database 110, and/or electrode plate or between the electrode plates. The mirror the wafer stage 114, for performing one or m electrode plate or between the electrode plates. The mirror the wafer stage 114, for performing one or more of the array plate includes a plurality of electric mirrors which are operations described herein. simply static metallic pads of the size between nanometers 30 FIG. 1B represents a schematic diagram of a photolithogand micrometers. Each pad constitutes a pixel. The reflec-
trivity of the mirrors is switched on and off by the electric the present disclosure. In some embodiments, the lithograsignal from the electric signal generator 108. The electrode phy system 150 can also be referred to as an exposing plate may include a plurality of lenslets, and the insulator system or an exposure tool. The lithography sy layer may include an insulator. The pattern generator 106 35 operable to expose a resist layer coated on a wafer 164 to provides patterning radiation beams 118 according to a form resist patterns. In some embodiments, the design layout by reflecting or absorbing a radiation beam system 150 includes a radiation source (illumination source) guided to each lenslet by the condenser lens column 104. 152 to generate radiation energy (or radiation guided to each lenslet by the condenser lens column 104. 152 to generate radiation energy (or radiation beam) to
The electric signal generator 108 connects to mirrors embed-
expose the resist layer. The radiation energy in ded into the mirror array plate of the pattern generator 106 40 violet (UV) light, deep ultraviolet (DUV) and to the IC design database 110. The electric signal ultraviolet (EUV) light in various examples. and to the IC and the IC and the IC The lithography system 150 may also include an illumidesign database 110 by reflecting or absorbing a radiation and module with various optical components configured design database 110 by reflecting or absorbing a radiation

generator 108. The IC design database 110 includes an IC components. In some embodiments as shown in FIG. 1B, the design layout. In some embodiments, an IC design layout illumination module includes a lens 154 and a projec includes one or more IC design features or patterns. The IC lens 160.
design layout is presented in one or more data files having The lithography system 150 may also include a mask
the information of geometrical patterns. the information of geometrical patterns. In some examples, 50 stage 156 designed to secure a mask (also referred to as the IC design layout may be expressed in a graphic database reticle or photo mask) 158 and configured b the IC design layout may be expressed in a graphic database reticle or photo mask) 158 and configured between the lens system (GDS) format. The IC design database 110 controls 154 and a projection lens 160. The mask 158 ha the electric signal generator 108 according to the IC design to be transferred to the semiconductor wafer 164. The layout and therefore controls the pattern generator 106 to pattern of the mask 158 may include a plurality

radiation beams 118 generated from the pattern generator mask 158 includes a substrate and a patterned layer formed 106 to the wafer 116 secured on the wafer stage 114. In some on the substrate. In some embodiments, the ma 106 to the wafer 116 secured on the wafer stage 114. In some on the substrate. In some embodiments, the mask 158 embodiments, the projection lens column 112 includes a includes a transparent substrate and a patterned absor plurality of electromagnetic apertures, electrostatic lenses, ω layer. The transparent substrate may use fused silica (SiO_2) electromagnetic lenses, and deflectors. The wafer stage 114 relatively free of defects, electromagnetic lenses, and deflectors. The wafer stage 114 secures the wafer 116 by electrostatic force and provides soda-lime glass. The transparent substrate may use calcium accurate movement of the wafer 116 in X, Y and Z directions fluoride and/or other suitable materials. The during focusing, leveling, and exposing the wafer 116 in the absorption layer may be formed using a plurality of pro-
electron beam lithography system 100. In some embodi- 65 cesses and a plurality of materials, such as de electron beam lithography system 100 . In some embodi- 65 ments, the wafer stage 114 includes a plurality of motors,

4

The condenser lens of a few volts will
the effection barrier (field emission sources).
The condenser lens column 104 guides the radiation
beams from the source 102 to the pattern generator 106. In
the source 102 to the pat

include a plurality of electromagnetic apertures, electrostatic The electron beam lithography system 100 is operated
lenses, and electromagnetic lenses.
The pattern generator 106 is coupled through fiber optics beam lithog

system or an exposure tool. The lithography system 150 is operable to expose a resist layer coated on a wafer 164 to expose the resist layer. The radiation energy includes ultraviolet (UV) light, deep ultraviolet (DUV) light, extreme

beam.
The IC design database 110 connects to the electric signal 45 module may include multiple lenses and/or other optical The IC design database 110 connects to the electric signal 45 module may include multiple lenses and/or other optical generator 108. The IC design database 110 includes an IC components. In some embodiments as shown in FIG

provide the patterning radiation beams 118.

The projection lens column 112 guides the patterning trol and monitoring process. In some embodiments, the The projection lens column 112 guides the patterning trol and monitoring process. In some embodiments, the radiation beams 118 generated from the pattern generator mask 158 includes a substrate and a patterned layer formed includes a transparent substrate and a patterned absorption layer. The transparent substrate may use fused silica $(SiO₂)$ ments, the wafer stage 114 includes a plurality of motors, metal film made with chromium (Cr), or other suitable roller guides, and tables.
material, such as MoSi. A light beam may be partially or material, such as MoSi. A light beam may be partially or

being absorbed by the absorption layer. The mask may
incorporate other resolution enhancement techniques such 5 106, as discussed with regard to FIG. 1A. When the pho-
as phase shifting mask (PSM) and/or optical proximity

In some embodiments, the mask 156 is a relievive mask
used in an EUV lithography system. The reflective mask
includes a substrate of a low thermal expansion material 10
Referring to FIGS. 2A and 2D, method 200 proceeds to (LTEM), and a reflective multilayer film formed on the substrate. The reflective mask further includes an absorption step 208 by developing the exposed resist film 224 on the substrate. The reflective mask further members an absorption
layer pattern are enhodiments, a developer includes a water based
docum layer pattern are discussed and some embodiments, a developer includes a water based

includes a wafer stage 162 designed to secure a wafer 164 (TMAH), for a positive tone development (PTD). In some
and is operable to move transitionally and/or rotationally embodiments, a developer may include an organic so and is operable to move transitionally and/or rotationally. embodiments, a developer may include an organic solvent or
The wafer 164 may be a semiconductor wafer, such as a a mixture of organic solvents, such as methyl a-a The wafer 164 may be a semiconductor wafer, such as a silicon wafer, or other suitable wafer to be patterned.

FIG. 2A is a flowchart illustrating a method 200 of 20 tome development (NTD). Developer may be applied onto forming a pattern on a wafer 116 and/or 164 using lithograph the exposed resist film, for example using a spin system 100 and/or 150 according to one or more embodi-
means also be performed with a post
ments. It is understood that additional steps can be provided exposure bake (PEB), a post develop bake (PDB) process, or ments. It is understood that additional steps can be provided exposure bake (PEB), a post develop bake (PDB) process, or before, during, and after the method 200, and some steps a combination thereof. described can be replaced, eliminated, or moved around for 25 Referring to FIGS. 2A and 2E, method 200 proceeds to additional embodiments of the method 200. FIGS. 2B-2E step 210 by transferring the resist pattern 228 to th additional embodiments of the method 200. FIGS. $2B-2E$ step 210 by transferring the resist pattern 228 to the wafer are cross-sectional views of a structure 220 at various 222. As shown in FIG. 2E, a pattern 210 is forme lithography stages using method 200 of FIG. 2A to form a pattern on a wafer 222 according to one or more embodi-

202 by providing a wafer 222. The wafer 222 can be wafer $($ e.g., 210 $)$ on the wafer 222. The etching process may 116 of FIG. 1A, and/or wafer 164 of FIG. 1B. In some include a dry (plasma) etching, a wet etching, and/or 116 of FIG. 1A, and/or wafer 164 of FIG. 1B. In some include a dry (plasma) etching, a wet etching, and/or other embodiments, the wafer 222 may be a silicon wafer. Alter-etching methods. For example, a dry etching process natively or additionally, the wafer 222 may include another 35 implement an oxygen-containing gas, a fluorine-containing elementary semiconductor, such as germanium; a compound gas (e.g., CF_4 , SF_6 , CH_2F_2 , CH_3 , and/or C_2F_6), a chlorine-
semiconductor including silicon carbide, gallium arsenic, containing gas (e.g., Cl_2 , $CHCl_3$ semiconductor including silicon carbide, gallium arsenic, containing gas (e.g., Cl_2 , CHCl₃, CCl₄, and/or BCl₃), a gallium phosphide, indium phosphide, indium arsenide, bromine-containing gas (e.g., HBr and/or CHBr gallium phosphide, indium phosphide, indium arsenide, bromine-containing gas (e.g., HBr and/or CHBr₃), an and/or indium antimonide; or an alloy semiconductor iodine-containing gas, other suitable gases and/or plasmas, including SiGe, GaAsP, AlInAs, AlGaAs, GaInAs, GaInP, 40 and/or combinations thereof. The etching process may fur-
and/or GaInAsP. In some alternative embodiments, the ther include using a cleaning process. wafer 222 includes a semiconductor on insulator (SOI). A During an exposure process using the lithography system
plurality of conductive and non-conductive thin films may 100 and/or 150 as discussed with respect to FIGS. 1 material may include a metal such as aluminum (Al), copper 45 regions on a wafer may be exposed using one exposure tool.
(Cu), tungsten (W), nickel (Ni), titanium (Ti), gold (Au), and For example, when the wafer stage 114 platinum (Pt) and, thereof an alloy of the metals. The relative to the lens 112 and/or lens 154, a first region of a insulator material may include silicon oxide and silicon wafer may be exposed along an opposite direction

Still referring to FIGS. 2A and 2B, method 200 proceeds 50 After finishing exposing the first region, the wafer stage 114 to step 204 by forming a resist film 224 on wafer 222. In and/or 162 may be stepped along a directio to step 204 by forming a resist film 224 on wafer 222. In and/or 162 may be stepped along a direction that is perpensome embodiments, the resist film may include photoresist dicular to the moving direction of the wafer sta some embodiments, the resist film may include photoresist dicular to the moving direction of the wafer stage by a film and/or electron beam sensitive resist film. The resist predetermined distance, and the wafer stage 114 film 224 may be a positive resist or a negative resist. The may then move relative to the lens 112 and/or lens 154 along
resist film 224 may include a single layer resist film or a 55 a direction that is parallel to the mo multiple layer resist film. In some embodiments, the resist film 224 may be deposited on the wafer 222 using a coating process, for example a spin-on process. After the resist film or more "scanning" processes, the wafer stage 114 and/or 224 is deposited, a soft baking (SB) process may be per-
formed to drive the solvent out of the resist film 224, and to ω stationary. Exposure column may include one or more lens formed to drive the solvent out of the resist film 224, and to 60 stationary. Exposure column may include one or more lens increase mechanical strength of a resist film 224. In some columns 112 of lithography system 100, a embodiments, antireflective coating may also be formed, masks 158 and mask stages 156 of lithography system 150 such as a bottom antireflective coating (BARC) or a top arranged in any suitable configuration. In order to increase antireflective coating (TARC).

Referring to FIGS. 2A and 2C, method 200 proceeds to 65 step 206 by exposing the resist film 224 deposited on the wafer 222 using the lithography system 100 and/or 150 to

6

completely blocked when directed on an absorption region. form a resist pattern. When the electron beam lithography
The absorption layer may be patterned to have one or more system 100 is used at step 206, the pattern is d as phase shifting mask (PSM) and/or optical proximity tolithography system 150 is used at step 206, the pattern is correction (OPC).
In some embodiments, the mask 158 is a reflective mask 226 is the rediction beam provide

some embodiments, a developer includes a water based
Referring to FIG. 1B, the lithography system 150 also 15 developer, such as tetramethylammonium hydroxide
includes a water stage 162 designed to secure a water 164 (TMAH (MAK) or a mixture involving the MAK, for a negative tome development (NTD). Developer may be applied onto

222. As shown in FIG. 2E, a pattern 210 is formed on the wafer 222 . In some embodiments, transferring the resist pattern to the wafer includes performing an etching process ments of the present disclosure.

Referring to FIGS. 2A and 2B, method 200 begins at step removing the resist 228, and forming a pattern or feature 202 by providing a wafer 222. The wafer 222 can be wafer $(0.9, 210)$ on t

insulator material may include silicon oxide and silicon wafer may be exposed along an opposite direction of the predetermined distance, and the wafer stage 114 and/or 162 may then move relative to the lens 112 and/or lens 154 along wafer may be exposed in the scanning mode. During the one the exposure throughput, a plurality of exposure columns may be packed together densely, as shown in FIG. 4A, to perform the "step and scan" exposure process according to method 300 as illustrated in FIG. 3.

forming the " step and scan" exposure using a lithography system according to some embodiments of the present disclosure. In some embodiments, the lithography system embodiments during the pre-scan measurement, the position may be electron beam lithography system 100 and/or pho- $\frac{1}{5}$ data of wafer 402 and UCA 400 are measured may be electron beam lithography system 100 and/or pho-
tolithography system 150 . The method 300 may be included tolithography system 150. The method 300 may be included to a coordinate system defined for the exposure tool, and
in step 206 of method 200 as discussed with respect to FIG. then the position data may be used to perform a

improve the exposure throughput, a plurality of exposure the WMS 410 may also monitor the temperature of the wafer columns may be densely packed together to perform the and the wafer stage for better exposure condition con exposure of a wafer. FIG. 4A is an exemplary top view of a
unit column assembly (UCA) 400 of six exposure columns a constant speed in the exposing area 412 to form a resist unit column assembly (UCA) 400 of six exposure columns a constant speed in the exposing area 412 to form a resist 404 densely packed together to perform "step and scan" 15 pattern as discussed with respect to step 206 of m 404 densely packed together to perform "step and scan" 15 pattern as discussed with respect to step 206 of method 200.
exposure of a wafer 402 according to some embodiments of At step 310 of method 300, the exposed wafer 4 the present disclosure. In some embodiments, wafer 402 UCA 400 may be monitored and measured again by the may be wafer 116 of system 100 or wafer 164 of system 150. WMS 410 to acquire the position and condition data in a may be wafer 116 of system 100 or wafer 164 of system 150. WMS 410 to acquire the position and condition data in a
Each exposure column 404 may include lens columns 112 substantially similar manner as disclosed in step 306 and 104, and pattern generator 106 of system 100. As shown 20 in FIG. 4A, the six exposure columns 404 are densely in FIG. 4A, the six exposure columns 404 are densely optional, and step 308 may directly proceed to step 312 of method 300, proceed in two rows each having three exposure columns when step 310 is not necessary. At step 312 parameted in the step 310 in the step 310 is not need 310 is not necessary at step 312 is then decelerated to exit the relative to the first row by a distance that is substantially exposing area 412 and settled to be ready equal to the radius of the exposure column 404, so that as 25 process. After the scanning process as discussed with respect UCA 400 scans across wafer 402 once, six column regions to steps 304-312 of method 300, first six column regions of corresponding to the exposure areas 408 of the six packed wafer 402 may be exposed to form resist patterns corresponding to the exposure areas 408 of the six packed wafer 402 may be exposed to form resist patterns. The width exposure column 404 may be exposed at one time. In some of each exposed column region of wafer 402 is re exposure column 404 may be exposed at one time. In some of each exposed column region of wafer 402 is related to the embodiments, UCA 400 may include a plurality of exposure width W_{exp} of the exposure area 408. columns 404 arranged in any suitable topology. Each expo- 30 m Method 300 may then proceed to step 314 by determining sure column 404 includes an exposure area 408, for example if the exposure process of the current wafer has ended. In in rectangular shape as shown in FIG. 4A. Exposure area some embodiments, since the positions of the wafer stage 408 may include any other suitable shape. In some embodi-
and UCA 400 have been monitored, and the position d 408 may include any other suitable shape. In some embodi-
ments, the width W_{grav} of exposure area 408 may be less than may be stored in a computer readable media using a comments, the width W_{exp} of exposure area 408 may be less than 0.1 mm.

scanning and stepping processes respectively during the 314. In some embodiments, the number of times of stepping exposure of a wafer using UCA 400 of FIG. 4A according needed to expose a wafer may be calculated using equa to some embodiments of the present disclosure. Referring to FIGS. 3 and 4B, method 300 begins with step 302 by loading 40 a wafer 402 on the wafer stage (e.g., wafer stage 114 and/or 162). A resist film has been deposited on the surface of the **162**). A resist film has been deposited on the surface of the wherein $n_{step,sw}$ is the number of times of stepping needed wafer as discussed in step 204 of method 200. At step 302, for a single wafer, D_w is the diameter of the wafer, W_{step} is wafer alignment may also be performed on the wafer 402 so the distance of one stepping process al that the resist patterns to be exposed are aligned with 45 shown in FIG. 4A, and n_c is the number of exposure columns previous transferred patterns on the wafer 402. In some in one UCA 400, for example n_c =6 as shown i embodiments, wafer 402 may be loaded onto the wafer stage $4A-4C$. The exposure system may keep track of how many using one or more robotic arms. When a single robotic arm times the wafer has been stepped, and that number may be loaded at a time. When a plurality of robotic arms are 50 At step 314, when the times of the wafer has been stepped
used for the wafer loading process, a plurality of wafers 402 during the current exposure process o

mainly performing the scanning and exposing process on the across the wafer, as shown in FIG. 4C. At step 316, the wafer wafer. The scanning process may include steps 304-312 of 55 may step along the x direction by a dist wafer. The scanning process may include steps 304-312 of 55 may step along the x direction by a distance of W_{step} , as method 300. Referring to FIGS. 3 and 4B, at step 304 of shown in FIG. 4A, so that UCA 400 may be able method 300. Referring to FIGS 3 and 4B, at step 304 of shown in FIG. 4A, so that UCA 400 may be able to "scan" method 300, wafer 402 is accelerated from the loading one or more regions that are different from the first exp method 300, wafer 402 is accelerated from the loading one or more regions that are different from the first exposed position to be moving toward, and then moving at a constant column regions on the wafer. In some embodimen position to be moving toward, and then moving at a constant column regions on the wafer. In some embodiments, the speed in the exposing area 412, where UCA 400 is used to stepping distance W_{even} is determined to be le speed in the exposing area 412, where UCA 400 is used to stepping distance W_{step} is determined to be less than the expose the resist film deposited on wafer 402, as shown in 60 width (W_{exp}) of exposure area 408, so tha expose the resist film deposited on wafer 402, as shown in 60 width (W_{exp}) of exposure area 408, so that small overlaps between the adjacent two exposed regions may exist.

At step 306 of method 300, a wafer metrology system After the stepping process, step 316 may proceed to step (WMS) 410 may be used to monitor and measure the 304, where the wafer may be accelerated in the y direction posit wafer before exposure. In some embodiments, one or more 65 exposing process (e.g., direction 414 of FIG. 4B) through sensors or devices, such as mirrors, may be mounted on a the previous deceleration zone at step 312. The wafer carrier (and/or a wafer stage) and the WMS 410, so also be measured, and exposed at a constant speed in the

8

FIG. 3 is a flowchart illustrating a method 300 of per-

that the wafer's position and condition can be monitored in

primag the "step and scan" exposure using a lithography

real time during the exposure process using any technique, such as interferometry technique. In some 2A. FIG. 3 will be discussed in more details with FIGS. In some embodiments, the position data may include wafer 4A-4C in the following paragraphs. In some embodiments, the positions. The WMS 410 may also In order to incre

> substantially similar manner as disclosed in step 306 of method 300. In some embodiments, step 310 may be exposing area 412 and settled to be ready for the stepping

1 mm.

³⁵ puter (e.g., computer 120), the position data and stepping FIGS. 4B-4C are schematic drawings illustrating the distance W_{step} may be used to make the determination at step needed to expose a wafer may be calculated using equation 1:

$$
n_{step,sw} = D_W(W_{step} * n_c) \tag{1}
$$

the distance of one stepping process along the x direction as shown in FIG. 4A, and n_c is the number of exposure columns

ay be loaded at a time.
When the wafer moves along the y direction, UCA 400 is wafer along the x direction for the next scanning process

30

exposure process on the wafer reaches $n_{step,sw}$, method 300 exposure process on a single wafer may be determined using proceeds to step 318 by unloading the wafer from the wafer the following equation 5: stage for the following processes, such as steps 208 and 210

of method 200 as discussed with respect to FIG. 2A. $TP_{sw} = 1/t_L + n_{step,sw} * (t_{scam,sw} + t_M + t_A + t_{step})$ (5)
During the exposure process of a wafer 402, there are two 10
respectively. But the exposure of a strong spectrum of an exposur parameters that may be used to evaluate the exposure
exposure FIG. 5A is a top view of an exposure tool 500 including
exposure to perform "step and
exposure to perform "step and
exposure to perform "step and system: footprint (FP) and throughput (TP). During the multiple UCAs 400 packed together to perform step and scaning process as shown in FIG_4 4D the footprint (ED) scaning exposure according to some embodiments of the scanning process as shown in FIG. 4B, the footprint (FP) may be determined using equation 2: $\frac{1}{2}$ present disclosure. The exposure tool 500 may be integrated may be determined using equation 2:

$$
FP_{scom} = 2D_W + 2A + 2M + C \tag{2}
$$

402. A is the distance for the wafer 402 to accelerate to enter packed in the same topology as discussed with respect to the average 412 as shown in 50 packed in the same topology as discussed with respect to the av the exposing area 412 as shown in step 304, and to decel- $_{20}$ FIG. 4A. As shown in FIG. 5A, OCAs 400-1 to 400-6 are arrived to anti-
arranged in a column so that each UCA shifts relative to the erate to exit from the exposing area 412 as shown in step 312 arranged in a column so that each UCA shifts relative to the best relative to the best relative to the best relative to the stratege. For example, UCA before the wafer 402 settles for determining if the exposure
process ends as shown in step 314. M is the distance needed
 $100-2$ shifts relative to UCA-1 by a distance of g, and UCA
for WMS 410 to perform the measurement(for WMS 410 to perform the measurement(s) which may 400-3 sints relative to UCA-1 by a distance of 2 g, . . . , and include the pre-scan measurement (e.g. step 306) and/or 25 ... $\frac{1}{2}$ and $\frac{1}{2}$ are the set of the set of the length of the illustrated in FIG. 5A. Since the packed multiple UCAs perform the "step and scan" exposure at the same time, the ICA of $\frac{1}{2}$ and $\frac{1}{2}$ and $\frac{$ UCA 400 as shown in FIGS. 4A-4B. In some embodiments perform the step and scan exposure at the same time, the same time, the same time of times of stepping needed to expose a wafer may as shown in FIG. 4B, C may correspond to the distance for number of times of stepping need to the wafer to be moving and exposed at a constant speed in the wafer to be moving and exposed at a constant speed in

the exposing area 412 .
During the stepping process as shown in FIG. $4C$, the footprint (FP) may be determined using equation 3:

$$
FP_{step} = D_w + B/2 \tag{3}
$$

where FP_{step} is the space needed to perform the stepping 35 process on the wafer, and B is the diameter of each exposure

scan" exposure method 300. The time needed for the "step 40 process, the plurality of wafers 402 secured on the wafer and scan" exposure is calculated as the sum of the time for carrier 504 move together. In some embodimen wafer loading (step 302), acceleration (step 304), pre-scan rality of wafers 402 are placed on the wafer carrier 504 along
measurement (step 306), scanning for exposure (step 308), the scanning direction (e.g., the y direc measurement (step 306), scanning for exposure (step 308), the scanning direction (e.g., the y direction), so that the optional post-scan measurement (step 310), deceleration exposure tool 500 may scan the plurality of wafe (step 312), and wafer stepping (step 316) \ldots and wafer 45 unloading (step 318). In some embodiments, post-scan meaunloading (step 318). In some embodiments, post-scan mea-
surement at optional step 310 may not be necessary. As (e.g., the x direction) that is perpendicular to the scanning surement at optional step 310 may not be necessary. As (e.g., the x direction) that is perpendicular to the scanning shown in FIGS. 4B-4C, the sum of the time t_{sw} needed for direction after one scan to start the next s the "step and scan" exposure process on a single wafer may

$$
t_{sw} = t_L + n_{steps} * (t_{scansw} + t_M + t_A + t_{step})
$$
\n
$$
\tag{4-1}
$$

embodiments, t_L may also include the time needed for wafer 55 exposure tool 500 of FIG. 5A and the wafer carrier 504 of surface measure. $t_{scan,sw}$ is the time needed for wafer scan-FIG. 5B. The "step and scan" exposure ning through the UCA 400 as discussed with respect to step using method 300 as discussed with regard to FIG. 3. The 308 of method 300. t_{scan} we can be further expressed in wafer carrier 504 may move along y direction so

$$
t_{scam,sw} = (C + D_w)/v \tag{4-2}
$$

time needed for pre-scan and post-scan measurements using needed for acceleration at steps 304 and 312 do not increase
WMS 410 at steps 306 and 310, t_A is time for acceleration compared to the time t_M and t_A used fo WMS 410 at steps 306 and 310, t_A is time for acceleration compared to the time t_M and t_A used for a single wafer. The and deceleration at steps 304 and 312, t_{gen} is the time needed 65 system shown in FIG. 5C is and deceleration at steps 304 and 312, t_{step} is the time needed for the wafer to step along the x direction between scans in for the wafer to step along the x direction between scans in and metrology sharing (AMS) system for the purpose of the y direction, as discussed with respect to step 316. When simplicity. Therefore, the sum of the time t

exposing area 412. Then the wafer may be decelerated to a single-wafer-stage tool is used for the "step and scan" exit the exposing area 412 in the opposite y direction (e.g., exposure as discussed above on n wafers, the t direction 414), and settled to be ready for the determining is n^*t_{sw} , because one wafer can be loaded on the wafer stage process at step 314 again. At step 314, when the stepping times during the current 5 Therefore, the throughput (TP) of the "step and scan" exposure process on the wafer reaches $n_{step,sw}$, method 300 exposure process on a single wafer may be determin

$$
TP_{sw} = 1/t_{sw} = 1/[t_L + n_{step,sw} * (t_{scam,sw} + t_M + t_A + t_{step})]
$$
\n(5)

into the lithography system 100 and/or 150 . In the exemplary embodiment shown in FIG. 5A, six UCAs 400-1 to 400-6 are packed together to form the exposure tool 500. where FP_{scan} is the space needed to perform the scanning
process across the wafer, and D_w is the diameter of the wafer
and UCA 400 includes six exposure columns 404 densely
and A is the distance for the wafer 402 to acc

$$
n_{step,mv} = D_w / (W_{step} * n_c * n_u) \tag{6}
$$

where n_u is the number of UCAs packed together in exposure tool 500.

FIG. 5B is a schematic drawing illustrating a wafer carrier 504 securing a plurality of wafers 402 to perform "step and process on the wafer, and B is the diameter of each exposure scan'' exposure on a plurality of wafers at one time accord-
column 404 as shown in FIG. 4C. $\overline{ }$ lumn 404 as shown in FIG. 4C.
Throughput (TP) is defined by the number of wafers being shown in FIG. 5B, the wafers 402 are placed next to each on Throughput (TP) is defined by the number of wafers being shown in FIG. 5B, the wafers 402 are placed next to each on exposed, divided by the time that is needed for the "step and the wafer carrier 504. During the "step and the wafer carrier 504. During the "step and scan" exposure process, the plurality of wafers 402 secured on the wafer exposure tool 500 may scan the plurality of wafers 402 on the wafer carrier 504 at one time. Then the plurality of direction after one scan to start the next scan along the scanning direction. In some embodiments, the wafer carrier be determined using equation 4-1: 50 504 may secure a plurality of wafer stages, and each wafer
stage holds a wafer on the wafer stage.

FIG. 5C is a schematic drawing illustrating the "step and wherein t_L indicates the time that is needed for wafer scan" exposure process performed on a plurality of wafers loading, alignment, and unloading processes. In some (i.e. n_w wafers) secured on the wafer carrier 504 u (i.e. n_w wafers) secured on the wafer carrier 504 using the exposure tool 500 of FIG. 5A and the wafer carrier 504 of 308 of method 300. $t_{scan,sw}$ can be further expressed in wafer carrier 504 may move along y direction so that the equation 4-2 as follow: 60 Because multiple wafers are moving together on the wafer $t_{scam, sw} = (C + D_w)/v$
where v is the average scanning speed at step 308. t_M is the ments using WMS 410 at steps 306 and 310, and the time t_A ments using WMS 410 at steps 306 and 310, and the time t_A needed for acceleration at steps 304 and 312 do not increase simplicity. Therefore, the sum of the time t_{nw} needed for the

15

" step and scan" exposure process performed on n_w wafers on the wafer carrier 504 may be determined using equation 7-1: $FP_{gain} = n_w * FP_{sw} - FP_{nw}$ (12)

$$
t_{nw} = n_w * t_L + n_{step, nw} * (t_{scan, nw} + t_M + t_A + t_{step})
$$
\n
$$
(7-1)
$$

In equation 7, the times t_L needed for wafer loading, 5 $(2n_w * D_w + 2A + 2M + n_u * C)$ alignment, and unloading, and the time t_M needed for prescan and post-scan measurements are assumed to be the $=[(2A+2M)*(n_w-1)+(n_w-n_u)*C)*(D_w+B/2]$ same for each wafer on the wafer carrier 504. The scanning time $t_{scm,nw}$ reflects the scanning time of n_w wafer using n_u UCAs packed together in the exposure tool 500, as shown in $_{10}$ The normalized footprints (FP_{norm, gain}) from equation 12 FIGS. 5A and 5C. t_{scan nw} can be further expressed using is shown in equation 13: FIGS. 5A and 5C. $t_{scan,nw}$ can be further expressed using equation 7-2 as follow:

$$
t_{scam,nw} = (n_u * C + n_w * D_w) / v \tag{7-2}
$$

used to hold the wafers on the wafer carriers. The wafers wafers per carrier, and the number of the exposure columns may be adjusted in the respective wafer stage, so that an (n_n) per exposure tool can be optimized to ma may be adjusted in the respective wafer stage, so that an (n_u) per exposure tool can be optimized to maximize the accurate alignment of the exposure patterns may be provided throughput gain and/or minimize the footprint accurate alignment of the exposure patterns may be provided throughput gain and/or minimize the footprint gain using the between each wafer and the exposure area. Alternately, the $_{20}$ above disclosed equations such as

$$
t_{nw} = t_L + n_{step,nw} * (t_{scam,nw} + t_M + t_A + t_{step})
$$
\n
$$
\tag{8}
$$

exposure tool 500 including n_{μ} UCAs to expose n_{ν} wafers lithography system (e.g., lithography system 100) with six (FIG. 5C), compared to using one UCA to expose n_{ν} wafers UCAs packed together for exposing (FIG. 5C), compared to using one UCA to expose n_w wafers UCAs packed together expositively (FIG. 4A): respectively (FIG. 4A):

$$
^{12}
$$

$$
= n_w * (2D_w + 2A + 2M + C) * (D_w + B/2) -
$$

$$
(2n_w * D_w + 2A + 2M + n_u * C) * (D_w + B/2)
$$

=
$$
[(2A + 2M) * (n_s - 1) + (n_s - n_s) * C] * (D_s + B/2)
$$

$$
{}^{r}F_{norm,ww} = (n_w * C + n_w * D_w) / v
$$
\n
$$
{}^{r}F_{norm,gain} = (n_w * F_{sw} - FP_{mw}) / (n_w * FP_{sw}) = [(2A + 2M)^* - (2A + 2M)^* -
$$

where v is the average scanning speed at step 308.
In some embodiments, a plurality of wafer stages may be 15 For different lithography system, the number (n_w) of used to hold the wafers on the wafer carriers. The wafe

between each water and the exposure area. Attendately, the 20 above disclosed equations such as equations 9-13.

wafer stage may each secure a wafer, and multiple wafer

stages may be scanned at substantially similar spee

 $t_{nw} = t_L + n_{step,nw} * (t_{scam,nw} + t_M + t_A + t_{step})$ (8) column (B/2).
Equation 9 shows the time saved t_{saved} by using AMS ³⁰ Table 1 shows a set of parameters of an electron beam aposure tool 500 including n₁, UCAs to expose n_w w

TABLE 1

Parameters of a multiple-e-beam scanning system.												
Wafer Dia, D_w (mm)	W_{expo} (mm)	Accel. settling, A (mm)	WMS, M (mm)	Length of UCA. C (mm)	Dia of col. B (mm)	n_{water}		n_{ν} n_{c}	scan speed (mm/sec)	τT. (sec)	(sec)	\mathfrak{t}_{sh} (sec)
300	0.08	130	50	190	10			-6	2000	13.8	0.10	0.056

$$
t_{saved} = n_w * t_{sw} - t_{nw}
$$
\n⁽⁹⁾

$$
t_{step,nw} * n_u * (n_w - 1) * (C/v) +
$$

$$
n_{step,nw} * n_w * (n_u - 1) * (D_w/v)
$$

exposed wafers per hour, of using one UCA to expose one selected to be performed in a distance of 50 mm (M). With wafer (FIG, 4) compared to the TP of using AMS (FIG, 5C) 55 exposure columns having diameter (B) of 10 mm, wafer (FIG. 4) compared to the TP of using AMS (FIG. $5C$) 55 exposure columns having diameter (B) of 10 mm, six
may be determined using the following equation 10. densely packed UCAs have a length (C) of 190 mm. As an may be determined using the following equation 10:

$$
TP_{gain} = n_w / t_{nw} - 1 / t_{sw} = t_{saved} / (t_{nw} * t_{sw})
$$
\n
$$
\tag{10}
$$

The normalized throughput gain (TP_{gain}) from equation 60 13.8 sec (t_L).
10 is shown in equation 11:

$$
\label{eq:TPnorm} TP_{norm, gain} {=} (n_{\rm w}/t_{\rm nw} {-} 1/t_{\rm sw}) / (1/t_{\rm sw}) {=} t_{saved}/t_{\rm nw} \tag{11}
$$

expose n_w wafers respectively (FIG. 4) compared to the TP 65 is reduced by slightly more than 6 times compared to the of AMS (FIG. 5C) may be determined using the following number of steps when using the single wafer sy

As shown in Table 1, the width of the exposure area 408 (W_{exp}) is chosen to be 80 µm. Acceleration is chosen to be 3G and the settling time is 30 msec, resulting in a distance $=(n_w-1)*t_L+N_{step,nw}*(n_w*n_w-1)*(t_M+t_A+t_{step})+$ of 130 mm for acceleration and settling to reach 2000 mm/sec. The acceleration and settling time t_A is 0.1 sec. The so stepping along x direction between scans along y direction may also experience acceleration, deceleration, and settling processes. The stepping time (t_{step}) is taken to be 56 msec. The difference of the throughput (TP), or the gain of the The pre-scan and post-scan measurements by WMS may be posed wafers ner hour, of using one UCA to expose one selected to be performed in a distance of 50 mm (M). Wit illustration, seven wafers secured on the wafer carrier 504 are performed the "step and scan" exposure at one time. The time required for wafer loading, unloading, and alignment is

The performance of the exposure tool using n singlewafer systems (of FIG. 4A) to expose n wafers using one $T_{\text{norm, gain}} = (n_w / t_{\text{nw}})^{-(1/\tau_{\text{nw}}) - t_{\text{save}} / t_{\text{nw}}}$ (11) UCA exposure tool, versus AMS is compared in Table 2. The gain of the footprints (FP_{gain}) of using one UCA to number of steps along x direction (n_{step,nw}) when The gain of the footprints (FP_{gain}) of using one UCA to number of steps along x direction ($n_{step,nw}$) when using AMS expose n_w wafers respectively (FIG. 4) compared to the TP 65 is reduced by slightly more than 6 times c of AMS ($(n_{step,sw})$). In the current example, compared to the single-

$$
(12)
$$

wafer system, 29% less footprint with 7% more wafer along the first direction by a distance that is substantially throughput can be obtained by using the AMS system. The similar to the radius of the exposure column. The tw print against the 42 columns in the single-wafer system. In some embodiments, a plurality of UCAs are packed Even with more columns in the single-wafer system, the 5 along the second direction, and two adjacent UCAs are Even with more columns in the single-wafer system, the $\frac{5}{2}$ along the second direction, and two adjacent UCAs are wafer throughput per column is calculated to be 3.23:4.02, shifted along the first direction by a dist ware throughput per column is calculated to be 3.23:4.02,
and the wafer throughput per footprint is 25.91:39.08.
Therefore the AMS system demonstrates a throughput gain
per column of 25%, and a throughput gain per footpri

scan" exposure on a plurality of wafers using multiple exposure tools 500 of FIG. 5A and multiple wafer carriers 504 of FIG. 5B. The multiple wafer carriers 504 can be 35 independent from each other, or integrated together as a independent from each other, or integrated together as a ting a radiation source through the exposure area of each common wafer carrier to save footprint in the x direction if exposure column to expose the plurality of coa common wafer carrier to save footprint in the x direction if exposure column to expose the plurality of coated wafers;
necessary. In some embodiments, the plurality of wafers moving the wafer carrier along the second direc necessary. In some embodiments, the plurality of wafers moving the wafer carrier along the second direction so that may be placed on each wafer carrier 504 along the scanning the exposure tool exposes the plurality of coat direction (e.g., the y direction), and the multiple wafer 40 carriers 504 may be configured to be along the stepping carriers 504 may be configured to be along the stepping stepping the wafer carrier along the first direction by a direction (e.g., the x direction) which is perpendicular to the distance that is less than a width of the ex direction (e.g., the x direction) which is perpendicular to the distance that is less than a width of the exposure area in the scanning direction.

comprising a radiation source and an exposure tool includ- 45 ing a plurality of exposure columns packed in a first direc-
wafers on the wafer carrier along the second direction; tion. Each exposure column includes an exposure area exposing the plurality of coated wafers using the radiation configured to pass the radiation source. The system also source passing through the exposure area of each exp includes a wafer carrier configured to secure and move one column; and decelerating the plurality of exposed wafers. In
or more wafers along a second direction that is perpendicu- 50 some embodiments, exposing the pluralit or more wafers along a second direction that is perpendicu- $\frac{1}{50}$ some embodiments, exposing the lar to the first direction so that the one or more wafers are is performed at a constant speed. exposed by the exposure tool to form patterns along the In some embodiments, the plurality of exposure columns second direction. The one or more wafers are covered with are packed adjacent to each other along the first dir resist layer and aligned in the second direction on the wafer the exposure tool.

carrier. In some embodiments, the one embodiments in some embodiments, the method further comprises

be configured to be along the first dir

tion, and each of the wafer stages is configured to secure a 60 In some embodiments, the method further comprises wafer.

are packed adjacent to each other along the first direction on system (WMS).

In some embodiments, the plurality of exposure columns

In some embodiments, the plurality of exposure columns

In some embodiments, the plurali

In some embodiments, the plurality of exposure columns 65 are packed along the second direction in more than one row, are packed along the second direction in more than one row, one row on the exposure tool, and two adjacent rows of the exposure columns are shifted exposure columns are shifted along the first direction by a

of the exposure area in the first direction.
In some embodiments, the lithography system further

comprises a wafer metrology system (WMS) configured to measure and collect position data of the wafer carrier, the exposure tool, or a combination thereof.

In some embodiments, the lithography system further comprises an alignment tool configured to adjust the one or more wafers so that the patterns to be exposed are aligned $_{10}$ with previous patterns formed on the one or more wafers.

In some embodiments, the radiation source of the lithography system includes photons. The radiation source of the lithography system may include electrons. The radiation source of the lithography system may include ions.

In some embodiments, a number of the exposure columns . included in the exposure tool, and a number of wafers included in the wafer carrier are optimized to increase throughput and to reduce footprint.

In yet some other embodiments, a method for patterning
to a plurality of wafers comprises providing an exposure tool including a plurality of exposure columns densely packed in FIG. 5D is a schematic drawing illustrating the "step and a first direction, each exposure column including an expo-
an" exposure on a plurality of wafers using multiple sure area; loading a plurality of wafers coated with layers to be configured along a second direction that is perpendicular to the first direction on a wafer carrier; emitthe exposure tool exposes the plurality of coated wafers along the second direction to form resist patterns; and

The present disclosure provides a lithography system In some embodiments, moving the wafer carrier along the principle is a radiation source and an exposure tool includ- 45 second direction includes accelerating the plural source passing through the exposure area of each exposure

are packed adjacent to each other along the first direction on

performing alignment of the plurality of coated wafers using carrier.

In some embodiments, the wafer carrier secures one or aligned with previous patterns formed on the one or more In some embodiments, the wafer carrier secures one or aligned with previous patterns formed on the one or more more wafer stages configured to be along the second direc-
wafers.

if errorier the wafer carrier, the exposure the spontaneous measuring position data of the wafer carrier, the exposure In some embodiments, the plurality of exposure columns tool, or a combination thereof using a wafer met tool, or a combination thereof using a wafer metrology

exposure columns are shifted along the first direction by a

distance that is substantially similar to the radius of the the first direction with respect to the first row of exposure column. The two adjacent rows form a unit column

assembly (UCA).

In some embodiments, a plurality of UCAs are packed

2. The lithography apparatus of claim 1, wherein: the first

along the second direction, and two adjacent UCAs are 5 distance is less than a radius of o shifted along the first direction by a distance that is less than **3**. The lithography apparatus of claim **2**, wherein the first the radius of the exposure column.

the radius of the exposure column.

In some embodiments, a number of the exposure columns

included in the exposure tool, and a number of wafers

included in the exposure tool, and a number of wafers

included in the wafer

In some embodiments, the radiation source includes any 15 second row of exposure ones selected from the group consisting of photons, elections by the second distance.

30 resist patterns on a plurality of wafers comprises coating scan" exposure process in which one or more wafers are resist films on a plurality of wafers: loading the plurality of 20 exposed by at least the first UCA and the resist films on a plurality of wafers; loading the plurality of 20 coated wafers on a wafer carrier along a first direction; coated wafers on a wafer carrier along a first direction; that the one or more wafers are stepped in the first direction exposing the resist films on the plurality of wafers using an and scanned in the second direction. exposure tool along the first direction; stepping the wafer 6. The lithography apparatus of claim 5, wherein a step-
carrier along the second direction by a distance less than a
width of an exposure area included in each e in the first direction; and developing the exposed resist film
to form the resist patterns on the plurality of wafers. In some
embodiments, the exposure tool includes a plurality of
exposure columns densely packed in a sec

exposure columns densely packed in a second direction that
is perpendicular to the first direction.
Some common forms of the computer readable media
used in the present invention may include, for example,
floppy disk, flex magnetic medium, CD-ROM, any other optical medium,
magnetic medium de pattern generator configured to pattern the radiation
number of the pattern generator configured to pattern the radiation
number of the pattern generato punch cards, paper tape, any other physical medium with 35 beams actor and integrated conditions and integrated conditions of the set of $\frac{1}{2}$ and $\frac{1}{2}$ and $\frac{1}{2}$ and $\frac{1}{2}$ and $\frac{1}{2}$ and $\frac{1}{2}$ an patterns of holes, RAM, PROM, EPROM, FLASH-
EPROM any other memory chin or cartridge carrier wave an IC design database that contains the IC design layout; EPROM, any other memory chip or cartridge, carrier wave,
or any other medium from which a computer is adapted to a first unit column assembly (UCA) that includes a first or any other medium from which a computer is adapted to read.

so that those skilled in the art may better understand the configured to let the radiation beams pass aspects of the present disclosure. Those skilled in the art to expose the one or more wafers: and aspects of the present disclosure. Those skilled in the art to expose the one or more wafers: and should appreciate that they may readily use the present a second unit column assembly (UCA) disposed adjacent should appreciate that they may readily use the present a second unit column assembly (UCA) disposed adjacent disclosure as a basis for designing or modifying other to the first UCA in a second direction, the second disclosure as a basis for designing or modifying other to the first UCA in a second direction, the second processes and structures for carrying out the same purposes 45 direction being different from the first direction, processes and/or achieving the same advantages of the embodiments wherein the second UCA includes a second row and a
introduced herein. Those skilled in the art should also realize fourth row of exposure columns each packe introduced herein. Those skilled in the art should also realize fourth row of exposure columns each packed in the first that such equivalent constructions do not depart from the direction, and wherein the second row of exp spirit and scope of the present disclosure, and that they may columns is shifted in the first direction with respect to make various changes, substitutions, and alterations herein 50 the first row of exposure columns by a without departing from the spirit and scope of the present and wherein the third row of exposure columns is disclosure.

-
-
-
-

-
- first direction.

first direction courses the radiation source includes any 15 second row of exposure columns in the first direction

trons, and ions.
In versone other embodiments a method for forming ing: a controller that is configured to perform a "step-and-
In versone other embodiments a method for forming ing: a controller that is configured to perf In yet some other embodiments, a method for forming ing: a controller that is configured to perform a "step-and-
sist patterns on a plurality of wafers comprises coating scan" exposure process in which one or more wafers a

-
-
-

- row and a third row of exposure columns each packed
in a first direction, wherein each exposure column is The foregoing outlines features of several embodiments 40 in a first direction, wherein each exposure column is
that those skilled in the art may better understand the configured to let the radiation beams pass therethroug
- disclosure.

What is claimed is:

What is claimed is:

What is claimed is:
 $\frac{d}{dx}$ of exposure columns by a second distance that is What is claimed is:

1. A lithography apparatus, comprising:

1. A lithography apparatus, comprising:

2. The second distance than the first distance.

a radiation source configured to produce radiation; ss 8. The electron beam lithography system of claim 7, a first unit column assembly (UCA) that includes a first wherein: the first distance is less than a radius of one o

in a first direction; and.
 9. The electron beam lithography system of claim 8, a second unit column assembly (UCA) disposed adjacent wherein each of the exposure columns has an exposure area to the first UCA in a second to the first UCA in a second direction, the second 60 through which the radiation beams can pass, and wherein the direction being different from the first direction, first distance is less than a dimension of the exposure

wherein the second UCA includes a second row and a
fourth row of exposure columns each packed in the first
direction beam lithography system of claim 9,
fourth row of exposure columns each packed in the first
direction, wh is shifted in the first direction with respect to the first 65 or more wafers are exposed by at least the first UCA and the row of exposure columns by a first distance, and second UCA, such that the one or more wafers are wherein the third row of exposure columns is shifted in in the first direction and scanned in the second direction.

11. The electron beam lithography system of claim 10, includes a second row and a fourth row of exposure wherein a stepping distance in the "step-and-scan" exposure columns, the first, second, third, and fourth row of proc process is less than a dimension of the exposure area in the first direction.

12. The electron beam lithography system of claim $7⁵$,

- the second distance is equal to a radius of one of the exposure columns; and
- second row of exposure columns in the first direction by the second distance.

further comprising: metrology tools configured to measure direction in w positional information of the one or more wafers in both the second UCA.
First direction and the second direction

wherein the electron beam lithography system is configured $\frac{mg}{dt}$ a single exchange. to expose multiple wafers during a single exposure operation exchange.
 18. The method of claim 15, wherein the first distance

15. A method of performing lithography, comprising: $\frac{20 \text{ } \text{onset is small}}{\text{first direction}}$

least in part by passing the radiation beams through an exposure columns . least is equal to a radius of one of the exposure columns . **20**. The method of claim **15**, wherein the second distance unit column assembly (UCA) and a second unit UCA, $_{\text{subscript}}$ and $_{\text{subscript}}$ the first LCA in the first direct d wherein the first UCA includes a first row and a third row of exposure columns, wherein the second UCA

first direction, wherein a first distance offset exists between the first row and the second row in the first direction, and wherein:
wherein a second distance is equal to a radius of one of the row and the third row in the first direction, the second distance offset exceeding the first distance offset.
16. The method of claim 15, wherein the performing the

the fourth row of exposure columns is offset from the 16. The method of claim 15, wherein the performing the performing the special row of exposure columns in the first direction 10 exposure process comprises performing a exposure process in which the one or more wafers are stepped in the first direction and scanned in a second 13. The electron beam lithography system of claim 7, stepped in the first direction and scanned in a second step.
steps commission: motiology tools configured to measure direction in which the first UCA is adjacently dispo

first direction and the second direction.
14 The electron hoom lithography exports of claim 7 exposure process comprises exposing multiple wafers dur-14. The electron beam lithography system of claim 7, exposure process comprises exposing multiple waters dur-
harein the electron beam lithography system is configured in a single exposure operation without performing a wa

without performing a wafer exchange.
15 A method of performing litheorethy comprising: 20 offset is smaller than a dimension of the exposure area in the

generating radiation beams; and
 19. The method of claim 15, wherein the second distance
 19. The method of claim 15, wherein the second distance performing an exposure process to one or more wafers at 19. The method of claim 15, wherein the second distance
loost in part by passing the rediction began through an offset is equal to a radius of one of the exposure col

exposure area of a plurality of exposure columns, $\frac{20.1 \text{ ft}}{25}$ offset exists between the fourth row of exposure columns wherein the exposure columns are arranged into a first $\frac{25}{25}$ onset exists between the fourth row of exposure columns in the first direction in the first direction of exposure columns in the first direction of exposu