

(12) United States Patent (10) Patent No.: US 9,748,112 B2
Fujise et al. (45) Date of Patent: Aug. 29, 2017

(54) **OUALITY EVALUATION METHOD FOR** (56) References Cited SILICON WAFER, AND SILICON WAFER AND METHOD OF PRODUCING SILICON WAFER USING THE METHOD

- (71) Applicant: SUMCO CORPORATION, Tokyo (JP)
- (72) Inventors: **Jun Fujise**, Tokyo (JP); **Toshiaki Ono**, $\begin{array}{c|c}\n\text{FOREIGN PATENT DOCUMENTS} \\
\text{Tokyo (JP)}\n\end{array}$
- (73) Assignee: SUMCO CORPORATION, Tokyo (JP)
- $(*)$ Notice: Subject to any disclaimer, the term of this patent is extended or adjusted under 35 U . S . C . 154 (b) by 0 days . OTHER PUBLICATIONS
- (21) Appl. No.: 15/052,235
- (22) Filed: Feb. 24, 2016

(65) **Prior Publication Data**

US 2016/0247694 A1 Aug. 25, 2016 (57)

(30) Foreign Application Priority Data

Feb . 25 , 2015 (JP) . 2015 - 035646

- (51) Int. Cl.
 $H0IL$ 21/66 (2006.01)
 $H0IL$ 21/322 (2006.01) H01L 21/322
- (52) U.S. Cl.
CPC H01L 21/3225 (2013.01); H01L 22/12 (2013.01) ; **H01L 22/20** (2013.01);

(Continued)

(Continued)

(58) Field of Classification Search CPC C30B 29/06; C30B 15/00; C30B 33/00; C30B 33/02

See application file for complete search history.

(45) Date of Patent:

U.S. PATENT DOCUMENTS

European Patent Office, English computer translation of JP 2013045955 (2017) . *

(Continued)

Primary Examiner — Matthew Song

(74) Attorney, Agent, or $Firm$ — Greenblum & Bernstein, P.L.C.

ABSTRACT

After determining the size of oxygen precipitates and the residual oxygen concentration in a silicon wafer after heat treatment performed in a device fabrication process; the critical shear stress τ_{cri} at which slip dislocations are formed in the silicon wafer in the device fabrication process is determined based on the obtained size of the oxygen precipitates and residual oxygen concentration; and the obtained critical shear stress τ_{cri} and the thermal stress τ applied to the silicon wafer in the heat treatment of the device fabrication process are compared, thereby determining that slip dislocations are formed in the silicon wafer in the device fabrication process when the thermal stress τ is equal to or more than the critical shear stress τ_{cri} , or determining that slip dislocations are not formed in the silicon wafer in the device fabrication process when the thermal stress τ is less than the critical shear stress τ_{crit} .

8 Claims, 9 Drawing Sheets

 (51) Int. Cl.

(52) U.S. Cl.
CPC H01L 29/16 (2013.01); H01L 29/32 (2013.01); C30B 13/00 (2013.01); C30B 15/00 (2013.01); C30B 29/06 (2013.01); G01N 3/24 (2013.01)

(56) References Cited

U.S. PATENT DOCUMENTS

OTHER PUBLICATIONS

Sueoka et al., "Effect of Oxide Precipitate Sizes on the Mechanical Strength of Czochralski Silicon Wafers", Japanese Journal of Applied Physics, Dec. 1997, vol. 36, Part 1, No. 12A, pp. 7095-7099.

Shimizu et al., "Warpage of Czochralski-Grown Silicon Wafers as Affected by Oxygen Precipitation", Japanese Journal of Applied Physics, Jul. 1985, vol. 24, No. 7, pp. 815-821.

Leroy et al., "Warpage of Silicon Wafers", Journal of the Electro-
chemical Society: Solid-State Science and Technology, 1980, vol.
127, No. 4, pp. 961-970.

* cited by examiner

FIG . 6

FIG . 9

FIG . 10

SILICON WAFER, AND SILICON WAFER haru Kakui, Japanese Journal of Applied Physics, 1985, Vol.
 AND METHOD OF PRODUCING SILICON 24, p. 815
 WAFER USING THE METHOD NPL 3: Koji Sueoka, Masanori Akatsuka, Hisashi

producing a silicon wafer using the method. This disclosure ¹⁰ than conventional ones, which results in an environment in relates in particular to a quality overluation method for a which slip dislocations are easily for relates in particular to a quality evaluation method for a which
silicon wafer making it possible to determine with high wafers silicon wafer making it possible to determine with high
accuracy whether or not slip dislocations are formed after
heat treatment is performed in a device fabrication process,
and a silicon wafer and a method of producing

partly precipitated to form a gettering site in the device producing a silicon wafer using the method.

fabrication process.

Here, when heat treatment is performed on a silicon 25 SUMMARY OF THE INVENTION

wafer, oxygen contained in the wafer reacts with silicon to form oxygen precipitates (bulk micro defects, BMDs). It is The inventors of the present invention diligently studied
known that if this oxygen precipitation excessively pro-
ways to solve the above problems. In a previous known that if this oxygen precipitation excessively pro-
 $\frac{1}{2}$ ways to solve the above problems. In a previous application
 $\frac{1}{2}$ (JP 2011-238664 A, JP 5533210 B), the inventors proposed ceeds, the mechanical strength of the silicon wafer $(JP\ 2011-238664 \text{ A}, JP\ 5533210 \text{ B})$, the inventors proposed decreases slip dislocations are formed even under low load 30 a heat treatment method in which suitable he decreases, slip dislocations are formed even under low load 30 a heat treatment method in which suitable heat treatment is
stress in the device fabrication process, and the wafer is performed on a silicon wafer in the wafe stress in the device fabrication process, and the wafer is performed on a silicon wafer in the wafer production stage
warned (for example, see NPL 1 (B. Leroy and C. Plougon-
in order to prevent slip dislocations from bein warped (for example, see NPL 1 (B. Leroy and C. Plougon-
ven. Journal of the Electrochemical Society, 1980, Vol. 127. device fabrication process. Further, they found that the ven, Journal of the Electrochemical Society, 1980, Vol. 127, p. 961) and NPL 2 (Hirofumi Shimizu, Tetsuo Watanabe and critical shear stress τ_{cri} , at which slip dislocations are formed
Yoshiharu Kakui, Japanese Journal of Applied Physics, $35\,$ in the device fabrication process Yoshiharu Kakui, Japanese Journal of Applied Physics, 35 in the device fabrication process is closely related to the ratio 1985. Vol. 24, p. 815). Further, NPL 3 (Koji Sueoka, of the residual oxygen concentration C_O 1985, Vol. 24, p. 815)). Further, NPL 3 (Koji Sueoka, of the residual oxygen concentration C_O (concentration of Masanori Akatsuka. Hisashi Katahama and Naoshi Adachi. oxygen left in a wafer having been subjected to Masanori Akatsuka, Hisashi Katahama and Naoshi Adachi, oxygen left in a wafer having been subjected to heat treat-
Japanese Journal of Applied Physics, 1997, Vol. 36, p. 7095) ment performed in the wafer production stage) Japanese Journal of Applied Physics, 1997, Vol. 36, p. 7095) ment performed in the wafer production stage) with respect describes that a larger size of BMDs increases the formation to the BMD size L, expressed as C_2/L (describes that a larger size of BMDs increases the formation to the BMD size L, expressed as C_0/L (to the productions caused when a thermal stress is applied 40 of the reciprocal of L, i.e., 1/L and C_0). of slip dislocations caused when a thermal stress is applied 40 of the reciprocal of L, i.e., $1/L$ and C_O).
to a wafer.
Since such a formation of slip dislocations caused in a mecreases as time passes, the residual oxyg

device fabrication process reduces the yield of silicon C_{ϕ} decreases. In other words, as time passes, the critical devices, it is important to provide a silicon wafer in which shear stress τ_{cri} at which slip disl devices, it is important to provide a silicon wafer in which shear stress τ_{cri} at which slip dislocations are formed slip dislocations are not formed even after heat treatment in 45 decreases, which causes slip disloca the device fabrication process is performed. With respect to formed. Accordingly, in order to produce a silicon wafer in
the control of such slip dislocations WO 2006/003812 A which slip dislocations are not formed in the the control of such slip dislocations, WO 2006/003812 A which slip dislocations are not formed in the device fabri-
(PTL 1) describes that a reduced size of BMDs increases the cation process, considering the change of the (PTL 1) describes that a reduced size of BMDs increases the cation process, considering the change of the BMD size L
stress causing the formation of slip dislocations from the and the residual oxygen concentration C_O stress causing the formation of slip dislocations from the and the residual oxygen concentration C_O in the device BMDs, which suppresses the reduction in the strength of the 50 fabrication process, it is important BMDs, which suppresses the reduction in the strength of the 50 silicon wafer caused by oxygen precipitations.

Further, JP 2008-103673 A (PTL 2) describes that BMDs concentration C_o " after the various process". having a small size are densely formed in the wafer and the device fabrication process".

density of BMDs having a large size is minimized, thereby Further, as a result of further studies to determine the

effectively sup

NPL 1: B. Leroy and C. Plougonven, Journal of the evaluate the quality (determine the pass/fail) of the silicon Electrochemical Society, 1980, Vol. 127, p. 961 wafer. Thus, they accomplished the present invention.

QUALITY EVALUATION METHOD FOR NPL 2: Hirofumi Shimizu, Tetsuo Watanabe and YoshiSILICON WAFER, AND SILICON WAFER
haru Kakui, Japanese Journal of Applied Physics, 1985, Vol.

NPL 3: Koji Sueoka, Masanori Akatsuka, Hisashi
5 Katahama and Naoshi Adachi Jananese Journal of Annlied Katahama and Naoshi Adachi, Japanese Journal of Applied TECHNICAL FIELD Physics, 1997, Vol. 36, p. 7095

In recent years, since rapid thermal annealing processes are heavily used in silicon device fabrication processes, This disclosure relates to a quality evaluation method for
a reflexuly used in silicon device fabrication processes,
a silicon wafer, and a silicon wafer and a method of
silicon wafers are subjected to more severe thermal

²⁰ determine with high accuracy whether or not slip disloca-
for example, usually, oxygen inevitably contained in a
polished after heat treatment is performed in a device
polished wafer made by the Czochralski (CZ) proce polished wafer made by the Czochralski (CZ) process is fabrication process, and a silicon wafer and a method of partly precipitated to form a gettering site in the device producing a silicon wafer using the method.

Since such a formation of slip dislocations caused in a increases as time passes, the residual oxygen concentration vice fabrication process reduces the vield of silicon C_O decreases. In other words, as time passes stress τ_{cri} based on the BMD size L and the residual oxygen concentration C_O "after the heat treatment performed in the

55 critical shear stress τ_{cri} with more high accuracy, the inventors found that it is significantly effective to formulate the CITATION LIST critical shear stress τ_{cri} as the sum of the reciprocal of the BMD size L , i.e., $1/L$ and the residual oxygen concentration Patent Literature C_O in a silicon wafer after heat treatment performed in the 60 device fabrication process . They also found that a compari PTL 1: WO 2006/003812 A son of the critical shear stress τ_{cri} estimated by the thus PTL 2: JP 2008-103673 A botained formula and the thermal stress τ_{cri} estimated to a silicon obtained formula and the thermal stress τ applied to a silicon wafer in heat treatment of the device fabrication process Non-patent Literature makes it possible to determine whether or not slip disloca-

⁶⁵ tions are formed in the device fabrication process and to tions are formed in the device fabrication process and to wafer. Thus, they accomplished the present invention.

residual oxygen concentration in a silicon wafer after heat 5 formed in the device fabrication process treatment performed in a device fabrication process; (11) The silicon wafer according to (10) above, wherein subsequen

subsequently determining the critical shear stress τ_{crt} at the size of the oxygen precipitates after heat treatment in the which slip dislocations are formed in the silicon wafer in the device fabrication process is 1 which slip dislocations are formed in the silicon wafer in the device fabrication process is 10 nm or more and 150 nm or device fabrication process based on the obtained size of the $_{\rm less}$

thermal stress τ applied to the silicon wafer in the heat ment in the device fabrication process is 10×10^{17} atoms/cm³ treatment of the device fabrication process, whereby deter-
or more and 18×10^{17} atoms/ mining that slip dislocations are formed in the silicon wafer
in the critical shear stress at which slip dislocations are
in the device fabrication process when the thermal stress τ 15 formed in a device fabrication is determining that slip dislocations are not formed in the or not slip dislocations are formed in a silicon wafer due to silicon wafer in the device fabrication process when the heat treatment of the device fabrication proce thermal stress τ is less than the critical shear stress τ_{cri} .

(2) The quality evaluation method for a silicon wafer, 20 BRIEF DESCRIPTION OF THE DRAWINGS according to (1) above, wherein the critical shear stress τ_{cri} is given by Equation (A) below, where L: the size of the In the accompanying drawings:
oxygen precipitates, $C_{\mathcal{O}}$: the residual oxygen concentration, FIG. 1 is a flowchart of one embodiment of a quality T: the temperature of the heat treatment, G: the modulus of evaluation method for a silicon wafer; rigidity, b: the Burgers vector of the slip dislocations, and k: 25 \overline{F} [G. 2 is a diagram showing the relationrigidity, b: the Burgers vector of the slip dislocations, and k: 25 FIG. 2 is a diagram showing the relationship between the the Boltzmann constant.

$$
\tau_{cri} = 0.16 \times (G \cdot b/L) + 6.8 \times 10^{-5} \times C_O \times \exp(0.91 \text{ eV}/kT) \tag{A}
$$

(3) The quality evaluation method for a silicon wafer, according to (1) or (2) above, wherein the step of determin- 30 ing the size L of the oxygen precipitates and the residual applied to sample wafers in the high-temperature three-point oxygen concentration C_O after the heat treatment in the bending test; device fabrication process is performed by measuring the FIG. 5 is a diagram showing the relationship between the size of the oxygen precipitates and the residual oxygen BMD size and the critical shear stress obtained in t concentration in the silicon wafer after heat treatment per- 35 formed on the silicon wafer in the device fabrication pro-
FIG. 6 is a diagram showing the relationship between the

(4) The quality evaluation method for a silicon wafer, obtained in the high-temperature three-point bending test; according to (1) or (2) above, wherein the step of determin-
 $FIG. 7$ is a diagram illustrating the terms in ing the size L of the oxygen precipitates and the residual 40 of the critical shear stress, used in this disclosure;
oxygen concentration C_O after the heat treatment in the FIG. 8 is a diagram showing the relations oxygen concentration C_O after the heat treatment in the device fabrication process is performed by simulation cal-

according to any one of (1) to (4) above, wherein the thermal 45 producing a silicon wafer; stress τ is estimated based on the temperature distribution in FIG. 10 is a diagram s stress τ is estimated based on the temperature distribution in FIG. 10 is a diagram showing the profile of the stress the radial direction of the silicon wafer having been heated applied to sample wafers in a high-temp

 (7) A method of producing a silicon wafer, comprising the
 $\frac{1}{2}$ DETAILED DESCRIPTION OF THE steps of: growing a single crystal silicon ingot under the DETAILED DESCRIPTIC
growing conditions allowing a silicon wafer to be obtained, MINENTION growing conditions allowing a silicon wafer to be obtained, which wafer is determined to have no slip dislocations 55 formed in a device fabrication process by the quality evaluformed in a device fabrication process by the quality evalu-
ation method for a silicon wafer, according to any one of (1) Embodiments will now be described with reference to the
to (6) above; and subjecting the grown sing

heat treatment in the device fabrication process is 10 nm or used, which wafer is obtained by a known processing more and 150 nm or less.

process including peripheral grinding, slicing, lapping, etch-

(7) or (8) above, wherein the residual oxygen concentration δ silicon ingot I grown by the CZ process or the floating zone after heat treatment in the device fabrication process is melting (FZ) process. In the growth o 10×10^{17} atoms/cm³ or more and 18×10^{17} atoms/cm³ or less.

Specifically, we propose the following features. (10) A silicon wafer having the size of oxygen precipitates (1) A quality evaluation method for a silicon wafer, and a residual oxygen concentration, at which the thermal comprising the steps of:
determining the size of oxygen precipitates and the critical shear stress τ_{crit} at which slip dislocations are
residual oxygen concentration in a silicon wafer after heat 5 formed in the device

device fabrication process based on the obtained size of the
oxygen precipitates and residual oxygen concentration; and 10 (12) The silicon wafer according to (10) or (11) above,
comparing the obtained critical shear stre

residual oxygen concentration and the BMD size in sample

wafers;

FIG. 3 is a diagram illustrating a high-temperature three-

point bending test;

FIG. 4 is a diagram showing the profile of the stress

BMD size and the critical shear stress obtained in the high-temperature three-point bending test;

cess.

(4) The quality evaluation method for a silicon wafer, obtained in the high-temperature three-point bending test;

FIG. 7 is a diagram illustrating the terms in the formula

device fabrication process is performed by simulation cal-
experimental value and the calculated value of the critical
shear stress;

(5) The quality evaluation method for a silicon wafer, FIG. 9 is a flowchart of one embodiment of a method of

the radial direction of the silicon wafer having been heated applied to sample wafers in a high-temperature four-point
by being loaded into a heat treatment unit.
(6) The quality evaluation method for a silicon wafer, FIG.

FIG. 11 is a diagram showing that the present invention according to any one of (1) to (4) above, wherein the thermal 50 can determine with high accuracy whether or not slip stress τ is estimated by simulation calculations. dislocations are formed in the device fabrication

drawings. FIG. 1 shows a flowchart of one embodiment of ingot to a wafer processing process. a quality evaluation method for a silicon wafer. First, a
(8) The method of producing a silicon wafer, according to 60 silicon wafer W is prepared in Step S1. For the silicon wafer (8) The method of producing a silicon wafer, according to 60 silicon wafer W is prepared in Step S1. For the silicon wafer (7) above, wherein the size of the oxygen precipitates after W, a silicon wafer having a predetermi W, a silicon wafer having a predetermined thickness can be ore and 150 nm or less.

(9) The method of producing a silicon wafer, according to ing, and mirror polishing performed on a single crystal (9) The method of producing a silicon wafer, according to ing, and mirror polishing performed on a single crystal (7) or (8) above, wherein the residual oxygen concentration ϵ s silicon ingot I grown by the CZ process o melting (FZ) process. In the growth of the single crystal silicon ingot I, the oxygen concentration, the carbon consuitably adjusted so that the silicon wafer W cut out of the respect to the BMD size L, expressed as C_0/L (that is, the grown silicon ingot I has the desired characteristics. Further, product of the reciprocal of L, i.e

performed in the device fabrication process is determined in cess, as the sum of the reciprocal of the BMD size L, i.e., $1/L$
Step S2. Here, the BMD size L and the residual oxygen and the residual oxygen concentration $C_{$ Step S2. Here, the BMD size L and the residual oxygen and the residual oxygen concentration C_O in a silicon wafer
concentration C_O in the silicon wafer W "after heat treatment 10 after heat treatment perform

The BMD size L and the residual oxygen concentration above finding will now be described.
 C_O " after heat treatment in the device fabrication process" First, samples of many silicon wafers shown in FIG. 2

herein can b herein can be determined by actually performing a heat (hereinafter referred to as "sample wafer(s)") that have treatment performed in a device fabrication process on the 15 different BMD sizes L and residual oxygen concen treatment performed in a device fabrication process on the 15 different BMD sizes L and residual oxygen concentrations silicon wafer W or a heat treatment designed to emulate the C_o were prepared. These sample wafers wer silicon wafer W or a heat treatment designed to emulate the C_O were prepared. These sample wafers were subjected to a heat treatment performed in the device fabrication process high-temperature three-point bending heat treatment performed in the device fabrication process high-temperature three-point bending test at a temperature in and by measuring the BMD size L and the residual oxygen the range of 700° C. to 1200° C. The "high-te and by measuring the BMD size L and the residual oxygen the range of 700 $^{\circ}$ C. to 1200 $^{\circ}$ C. The "high-temperature concentration C_O after the heat treatment. Such a heat three-point bending test" is a method in wh concentration C_O after the heat treatment. Such a heat three-point bending test" is a method in which a stress can treatment can be performed using a system such as a rapid 20 be applied to sample wafers at a given temp

cooling to an end temperature. In this disclosure, when a
heat treatment performed in a device fabrication process which is set to a given temperature, and was loaded with a
includes a plurality of steps, the heat treatmen In general, a heat treatment performed in a device fabri-
cation process includes a plurality of steps in each of which
heating is performed from an start temperature to a prede-
termined heat treatment temperature, and th termined heat treatment temperature, and the heat treatment 25 placed on support rods 2 with their support points at inter-
temperature is kept for a certain period of time, followed by vals of 30 mm as shown in FIG. 3. Th temperature is kept for a certain period of time, followed by vals of 30 mm as shown in FIG. 3. The thus placed sample cooling to an end temperature. In this disclosure, when a piece 1 was placed in a heat treatment furnac heat treatment performed in a device fabrication process which is set to a given temperature, and was loaded with a includes a plurality of steps, the heat treatment temperature stress as shown in FIG. 3. After being loade

The residual oxygen concentration C_O of oxygen left in taken out to be subjected to selective etching, which caused
the silicon wafer W after such a heat treatment is measured slip dislocations to be formed from BMDs. S based on the infrared absorption spectroscopy in accordance
with ASTM F121-1979 using a Fourier transform infrared the point of action being the center, the width of the band of with ASTM F121-1979 using a Fourier transform infrared the point of action being the center, the width of the band of spectrometer (FT-IR). The BMD size L can be determined 35 the visible dislocation pits was measured.

Alternatively, the BMD size L and the residual oxygen limit stress at which dislocation pits are formed, that is, the concentration C_O after heat treatment can be obtained by critical stress of slip dislocations fo simulation calculation without actually performing heat stress applied to edges of the band. Accordingly, τ_{cri} can be treatment on the silicon wafer W in the device fabrication 40 determined from the formula (1) below treatment on the silicon wafer W in the device fabrication 40 determined from the formula (1) below. process. Specifically, the above values can be obtained using a known numerical analysis technique (for example, see $\tau_{cr} = \tau_{max} \times (L/L - X)$ (1)
Sumio Kobayashi, Journal of Crystal Growth, 1997, Vol.
174, p. 163). Using such simulation calculation, as com-
nared with the case of perfo pared with the case of performing heat treatment on the 45 T in the test, L is the uistance between the support points, and eiticon wefer W the BMD size L and the positivel express X is the width of the band of the disl silicon wafer W, the BMD size L and the residual oxygen
concentration C_O can be determined more simply and in a
shorter time.
Shorter time.

device fabrication process is determined by simulation calculation, the silicon wafer W need not be actually prepared in Step S1. Namely, Step S1 can be omitted, and only the $\tau_{max}=(3 \times P \times L)/(2 \times b \times d^2) \times 0.40825$ (2) data of the initial oxygen concentration, the thermal history where P is the maximum load read by the load cell, b is data of the initial oxygen concentration, the thermal history during the growth, and the dopant concentration of a single 55 the width of the sample piece 1, and d is the thickness of the crystal silicon ingot grown under certain conditions are sample piece 1. Using the method, the m

required. τ_{max} was calculated, and the distance between the support
Subsequently, in Step S3, the critical shear stress τ_{crt} points and the width of the dislocation pits were measured,
which slip dislocations are f device fabrication process is determined based on the BMD 60 size L and the residual oxygen concentration C_O determined size L and the residual oxygen concentration C_O determined and the critical shear stress τ_{cri} of the sample wafer, esti-
in Step S2. As described above, in the previous application mated in the high-temperature thre in Step S2. As described above, in the previous application mated in the high-temperature three-point bending test. This (JP 2011-238664 A, JP 5533210 B), the inventors found that diagram shows that the critical shear str (JP 2011-238664 A, JP 5533210 B), the inventors found that diagram shows that the critical shear stress τ_{cri} decreases as the critical shear stress τ_{cri} at which slip dislocations are the BMD size increases. FIG. 6 formed in a device fabrication process is closely related to 65 between the residual oxygen concentration C_O and the ratio of the residual oxygen concentration C_O (concen-critical shear stress τ_{cri} of the sample w the ratio of the residual oxygen concentration C_O (concen-
tration stress τ_{cri} of the sample wafer, estimated in the
tration of oxygen left in a wafer having been subjected to high-temperature three-point bending tes

6

centration, the nitrogen concentration, and the like can be heat treatment performed in the wafer production stage) with suitably adjusted so that the silicon wafer W cut out of the respect to the BMD size L, expressed as

suitable dopants may be added to obtain a wafer having a
conductivity type of n-type or p-type.
5 high accuracy, the inventors found that it is significantly
Next, the BMD size L and the residual oxygen concen-
5 high acc concentration C_O in the silicon wafer W "after heat treatment 10 after heat treatment performed in the device fabrication performed in the device fabrication process." is determined. rformed in the device fabrication process" is determined. process. Experiments that made it possible to obtain the The BMD size L and the residual oxygen concentration above finding will now be described.

thermal annealing (RTA) system.

In general, a heat treatment performed in a device fabri-

are formed at the temperature to be determined.

is the temperature at which the thermal stress τ is highest. 30 the sample piece 1 was cooled to room temperature and
The residual oxygen concentration C_Q of oxygen left in taken out to be subjected to selective etch spectrometer (F1-IR). The BMD size L can be determined 35 the visible dislocation pits was measured. In the three-point
by the transmission electron microscopy (TEM).
Alternatively, the BMD size L and the residual oxygen l

$$
\tau_{cri} = \tau_{max} \times (L/L - X) \tag{1}
$$

Shorter time.

Note that when the BMD size L and the residual oxygen

one formed on the (111) plane in the <110> direction.

Conseited the formula in the solution of the following formula.

device fabrication process is d

$$
a\alpha x = (3 \times P \times L)/(2 \times b \times d^2) \times 0.40825
$$
 (2)

sample piece 1. Using the method, the maximum shear stress τ_{max} was calculated, and the distance between the support

high-temperature three-point bending test. This diagram

as the size of punched-out dislocations emitted from BMDs device heat treatment process is expressed as in the formula
(for example, see M. Tanaka et al., J. Mater. Res., 25(2010) 5 (6) below. 2292). Accordingly, in a case where the critical shear stress τ_{cri} changes as the BMD size L changes as shown in FIG. 2,
provided that the BMD size L (the size of punched-out
dislocations) is the length of dislocations serving as Frank-
Read sources, the stress τ_{FR} required f

$$
\tau_{FR} = A(G \cdot b/L) \tag{3}
$$

where A is a constant, G is the modulus of rigidity, b is the ¹⁵ above formula (6). Here, the critical shear stress τ_{cri} at which Burgers vector of the slip dislocations, and L is the BMD slip dislocations are forme Burgers vector of the slip dislocations, and L is the BMD slip dislocations are formed in the device fabrication process size.

Meanwhile, the effect of change in the residual oxygen Subsequently, the obtained critical shear stress τ_{cri} and the concentration C_O on the critical shear stress τ_{cri} can be thermal stress τ applied to the s concentration C_O on the critical shear stress τ_{cri} can be thermal stress τ applied to the silicon wafer W in the device regarded as the behavior of the stress (locking force) by ²⁰ fabrication process are compar regarded as the behavior of the stress (locking force) by ²⁰ fabrication process are compared. The thermal stress τ which oxygen in the BMDs locks (closely holds) punched-
which oxygen in the BMDs locks (closely hold which oxygen in the BMDs locks (closely holds) punched-
out dislocations serving as Frank-Read sources. The locking can be determined as follows. Specifically, first, the silicon

$$
\tau_{SL} = B \times C_O \times \exp(0.91 \text{ eV}/k)
$$
 (4)

where B is a constant, k is the Boltzmann constant, and T is the temperature.

make it possible to express the critical shear stress τ_{crit} . For τ_{1} as Next, the temperature distribution τ_{1} in the radial direction example. The example τ_{1} can be expressed as the product of τ_{1} and example, τ_{crit} can be expressed as the product of τ_{FR} and τ_{SL} . The silicon water is measured using a thermocouple. The stress in the radial direction and the circumferential direction However, in that case, the critical shear stress τ_{crit} is 0 if the stresses in the radial direction and the circumferential direction concentration C_{\perp} is 0 and this is physically tion are given by the following re residual oxygen concentration C_O is 0, and this is physically the unnatural because slip dislocations are formed without a (8) . load of stress. Accordingly, the inventors thought of formu- $_{35}$ lating τ_{cri} as the sum of τ_{FR} and τ_{SL} . Specifically, the critical shear stress τ_{cri} is formulated as the formula (5) below.

$$
\tau_{cri} = \tau_{FR} + \tau_{SL} = A(G \cdot b/L) + B \times C_O \times \exp(0.91 \text{ eV}/kT) \tag{5}
$$

which slip dislocations are formed in the device fabrication process is expressed as the sum of the stress component τ_{FR} process is expressed as the sum of the sitess component where r is the position in the radial direction of the silicon required for the formation of slip dislocations from punched-
out dislocations caused by BMDs and the out dislocations caused by BMDs and the stress component
 τ_{SL} for releasing the formed punched-out dislocations from 45

the locking by oxygen in the BMDs. This formula is

physically very natural. Further, as shown i below, the critical shear stress τ_{cr} at which slip dislocations
are formed in the device fabrication process can be esti-
mated with exceedingly high accuracy by the above formula 50 required. Slip dislocations in sil

reference to FIG. 7. FIG. 7 shows a configuration image of the formula (5) in which the two broken lines show the $\frac{1}{2}$ regulared to be determined, the formula (5) in which the two broken lines show the
behavior of the critical shear stress τ_{crt} of when the BMD size L varies depending on different residual oxygen con-
centrations C_o in the formula (5). As descr (5) , even if the BMD size L on the horizontal axis is infinitely large, slip dislocations are not formed unless a stress exceeding the locking force is applied. The effect of the BMD size L appears as a slope A only after a stress exceeding the locking force is applied. As the BMD size L 65 is lower, slip dislocations are not formed unless a higher stress is applied.

shows that the critical shear stress τ_{cri} decreases as the As a result of determining the constants A and B in the residual oxygen concentration C_O decreases. idual oxygen concentration C_O decreases.
It has been known that a BMD size L is almost the same shear stress τ_{cri} at which slip dislocations are formed in the It has been known that a BMD size L is almost the same shear stress τ_{cri} at which slip dislocations are formed in the as the size of punched-out dislocations emitted from BMDs device heat treatment process is expressed

$$
\tau_{cri} = 0.16 \times (G \cdot b/L) + 6.8 \times 10^{-5} \times C_O \times \exp(0.91 \text{ eV}/kT) \tag{6}
$$

 $\tau_{FR} = A(G \cdot b/L)$
where A is a constant, G is the modulus of rigidity, b is the ¹⁵ above formula (6). Here, the critical shear stress τ_{crit} at which

out dislocations serving as Frank-Read sources. The locking can be determined as follows. Specifically, first, the silicon force can be expressed by the formula (4) below. Wafer is loaded into a heat treatment unit such as wafer is loaded into a heat treatment unit such as an RTA apparatus to heat the silicon wafer to apply thermal stress ²⁵ thereto. Under the heating conditions in normal RTA, the heating distribution is adjusted so that the temperature does not vary in the wafer plane; however, here, thermal stress is designed to be generated with an uneven heating profile. The combination of those two formulae is considered to designed to be generated with an uneven heating profile.
Resident possible to express the critical shear stress τ . For Next, the temperature distribution $T(r)$ in

$$
\sigma_r(r) = \alpha E \Big\{ \frac{1}{R^2} \int_0^R T(r')r' dr' - \frac{1}{r^2} \int_0^r T(r')r' dr' \Big\}
$$
(7)

$$
\tau_{cri} = \tau_{FR} + \tau_{SL} = A(G \cdot b/L) + B \times C_0 \times \exp(0.91 \text{ eV}/kT)
$$
\n(5)

\nIn the above formula (5), the critical shear stress τ_{cri} at 40

\n
$$
\sigma_{\theta}(r) = \alpha E \Big\{-T(r) + \frac{1}{R^2} \int_0^R T(r')r' dr' + \frac{1}{r^2} \int_0^r T(r')r' dr' \Big\},
$$
\n(8)

This formula (5) will be described in more detail with
This formula (5) will be described in more detail with
 $\frac{111}{2}$ planes. Accordingly, 12 types of shear stresses

$$
\tau_{(ijk)[lmn]} = \frac{[l(i\sigma_{xx} + j\sigma_{xy} + k\sigma_{xz}) + m(i\sigma_{yx} + j\sigma_{yy} + k\sigma_{yz}) + n(i\sigma_{xx} + j\sigma_{zy} + k\sigma_{zz})}{\sqrt{(l^2 + j^2 + k^2)(l^2 + m^2 + n^2)}}
$$
(9)

treatment of the device fabrication process can be deter-
mined shear stress τ_{crt} determined by the formula (6); slip
mined by simulation calculation instead of being determined
dislocations are determined to be forme mined by simulation calculation instead of being determined dislocations are determined to be formed in the silicon wafer
using a heat treatment unit as described above. Thus, the the device fabrication process. In other w thermal stress τ can be estimated simply in a short time.
Specifically, the radiant heat applied to the wafer from a
heater and the heat conduction are analyzed by the finite
ment of the device fabrication process is p Further, a single crystal silicon ingot is grown under the
element method, and the temperature distribution in the
wafer plane in the heat treatment process is obtained. From
the streaming conditions allowing a silicon wa

obtained thermal stress τ applied to the silicon wafer W in 20 When the thermal stress τ is equal to or higher than the the device fabrication process is equal to or higher than the critical shear stress τ_{cyl} critical shear stress τ_{cri} determined by the formula (6), slip for the single crystal silicon ingot are changed, and the steps dislocations are formed in the silicon wafer in the device from Step S11 in which a single slip dislocations formed therein are determined to be defec- 25 tive products. In other words, when the thermal stress τ is tive products. In other words, when the thermal stress τ is are repeated until the thermal stress τ becomes lower than lower than lower than the critical shear stress τ_{cri} , slip dislocations are the critical shea lower than the critical shear stress τ_{cri} , slip dislocations are the critical shear stress τ_{cri} in Step S15.
determined not to be formed even after heat treatment of the The growth conditions for the single crystal determined to have no slip dislocations formed therein are 30 increases, the BMD size L decreases, and/or the residual determined to be good products.

In such a way, whether or not slip dislocations are formed silicon ingot I is grown, for example, by the CZ process, the after performing heat treatment of the device fabrication above change can be performed, for example, process is determined with high accuracy, so that the quality the oxygen concentration, the nitrogen concentration, or the (pass/fail) of a silicon wafer can be determined. 35 carbon concentration or by changing the rotati

(Method of Producing Silicon Wafer) a crucible, the pulling rate, or the like.
A method of producing a silicon wafer will now be
described. In the disclosed method of producing a silicon
wafer, a single crystal silicon in growing conditions allowing a silicon wafer to be obtained, 40 which wafer is determined to have no slip dislocations without growing the single crystal silicon ingot I in Step formed in a device fabrication process by the above quality S11; a single crystal silicon ingot is grown under the growth evaluation method for a silicon wafer, and the grown single conditions under which a silicon wafer d evaluation method for a silicon wafer, and the grown single conditions under which a silicon wafer determined to have
crystal silicon ingot is subjected to a wafer processing no slip dislocations formed can ultimately be o

FIG. 9 shows a flowchart of one embodiment of a method processing process. Thus, a silicon wafer in which slip
of producing a silicon wafer. The steps of the method will be dislocations are not formed in the device fabrica single crystal silicon ingot I is grown in Step S11. The The BMD size L after the heat treatment in the device growth of the single crystal silicon ingot I can be performed 50 fabrication process is preferably controlled t growth of the single crystal silicon ingot I can be performed 50 by the CZ process or the floating zone melting (FZ) process. by the CZ process or the floating zone melting (FZ) process. and 150 nm or less. This can prevent slip dislocations from In the growth of the single crystal silicon ingot I, the oxygen being formed even if a high stress is concentration, the carbon concentration, the nitrogen con-
temperature. Further, the residual oxygen concentration C_o centration, and the like can be suitably adjusted so that the after the heat treatment in the device fabrication process is silicon wafer W cut out of the grown silicon ingot I has the 55 preferably controlled to 10×10 silicon wafer W cut out of the grown silicon ingot I has the 55 desired characteristics. Further, suitable dopants may be desired characteristics. Further, suitable dopants may be 18×10^{17} atoms/cm³ or less. This can prevent slip disloca-
added to obtain a wafer having a conductivity type of n-type tions from being formed even if a hi

or p-type.
The grown single crystal silicon ingot I is subjected to a Thus, a silicon wafer in which slip dislocations are not
known processing process including peripheral grinding, 60 formed after heat treatment in the d slicing, lapping, etching, and mirror polishing, thereby
obtaining a silicon wafer W having a predetermined thick-
ness.
Next, a silicon wafer of this disclosure will be described.

spond to Steps S2 to S4 in FIG. 1, respectively. Those steps 65 size L and a residual oxygen concentration C_O at which the relate to the above-described quality evaluation method for thermal stress τ applied in a dev relate to the above-described quality evaluation method for thermal stress τ applied in a device fabrication process is a silicon wafer, so the description will not be repeated. lower than the critical shear stress τ

In this disclosure, of the 12 types of shear stresses In this disclosure, in Step S14, when whether or not slip
obtained as described above, the highest shear stress was dislocations are formed in the silicon wafer W in th heat treatment of the device fabrication process.
The thermal stress τ applied to the silicon wafer in heat τ device fabrication process is equal to or higher than the The thermal stress τ applied to the silicon wafer in heat τ device fabrication process is equal to or higher than the catment of the device fabrication process can be deter-
critical shear stress τ_{crt} determined

the obtained temperature distribution, the thermal stress τ_{15} formed in a device fabrication process in Step S14, and the can be determined using the formulae (7), (8), and (9). can be determined using the formulae (7) , (8) , and (9) .

After that, in Step S4, whether or not slip dislocations are

formed in the silicon wafer W in the device fabrication

processing process, thereby obtaining a

> critical shear stress τ_{cri} in Step S14, the growth conditions grown to Step S14 in which whether or not slip dislocations are formed in the device fabrication process is determined

above change can be performed, for example, by changing 35 carbon concentration or by changing the rotational speed of

device fabrication process are determined by simulation calculation, the process of Steps S12 to S14 are performed crystal silicon ingot is subjected to a wafer processing no slip dislocations formed can ultimately be obtained; and process.
45 the grown single crystal silicon ingot is subjected to a wafer the grown single crystal silicon ingot is subjected to a wafer

> being formed even if a high stress is applied at a high tions from being formed even if a high stress is applied at a high temperature.

The subsequent steps from Step S12 to Step S14 corre-
specified the disclosed silicon wafer is a silicon wafer having a BMD
spond to Steps S2 to S4 in FIG. 1, respectively. Those steps 65 size L and a residual oxygen conc lower than the critical shear stress τ_{cri} at which slip dislo15

 10

cations are formed in the device fabrication process, in which wafer, no slip dislocations are formed even after a heat treatment of the device fabrication process is per-

formed.
In the disclosed silicon wafer, the BMD size L after the $\frac{5}{5}$
heat treatment of the device fabrication process is preferably 10 nm or more and 150 nm or less. This can prevent slip dislocations from being formed even if a high stress is applied at a high temperature. Further, the residual oxygen concentration C_O after the heat treatment of the device fabrication process is preferably 10×10^{17} atoms/cm³ or more and 18×10^{17} atoms/cm³ or less. This can prevent slip dislocations from being formed even if a high stress is applied at a high temperature.

EXAMPLE 1 TABLE 2

Examples of this disclosure will now be described.
At a set temperature, a high-temperature four-point bend- $\frac{1}{20}$ ing test capable of applying a given stress was performed. ²⁰ The high-temperature four-point bending test is a test method in which the point of action in the above-described high-temperature three-point bending test is doubled, and a stress is applied with the distance between the two points of 15 mm . A observatoristic of the high temperature 25 action being 15 mm. A characteristic of the high-temperature four-point bending test is that a constant stress can be applied to a sample piece as shown in the stress profile diagram in FIG. 10. Accordingly, this is an effective tech-

Then, it was determined whether or not slip dislocations are

had been formed from BMDs after each sample wafer was nique for examining whether or not slip dislocations are had been formed from BMDs after each sample wafer was
formed. The high-temperature four-point bending test was loaded with a stress by subjecting each sample wafer t

BMD density $(\text{/}cm^3)$	Initial oxygen concentration InO _i (x10 ¹⁷) $atoms/cm3$)	Residuall oxygen concentration C _o $(x10^{17}$ atoms/ cm^3)	Precipitated oxygen concentration ΔO_i ($\times 10^{17}$ $atoms/cm3$)	BMD size L (nm)	
5.00E+09	10	9.9	0.1	120.9	
5.00E+09	10	9.2	0.8	241.8	
5.00E+09	10	8.8	1.2	276.8	
5.00E+09	10	8.5	1.5	298.2	
5.00E+09	10	8.0	2.0	328.2	
5.00E+09	10	5.8	4.2	420.3	
5.00E+09	10	5.0	5.0	445.5	
5.00E+09	10	3.3	6.7	491.1	
$1.00E + 10$	12	11.9	0.1	96.0	
$1.00E+10$	12	11.2	0.8	191.9	
$1.00E+10$	12	10.0	2.0	260.5	
1.00E+10	12	9.5	2.5	280.6	
$1.00E + 10$	12	8.3	3.7	319.8	
$1.00E+10$	12	7.8	4.2	333.6	
1.00E+10	12	6.7	5.3	360.5	
$1.00E + 10$	12	5.0	7.0	395.5	
$1.00E + 10$	12	3.1	8.9	428.5	
$1.50E+10$	15	14.9	0.1	83.8	
1.50E+10	15	13.8	1.2	191.9	
1.50E+10	15	13.0	2.0	227.6	
$1.50E+10$	15	11.5	3.5	274.2	
$1.50E+10$	15	10.2	4.8	304.7	
$1.50E+10$	15	9.2	5.8	324.5	
$1.50E+10$	15	8.1	6.9	343.9	
$1.50E+10$	15	5.9	9.1	377.1	

12

	TABLE 1-continued				
BMD density $(\text{/} \text{cm}^3)$	Initial oxygen concentration InO _i $(x10^{17}$ $atoms/cm3$)	Residuall oxygen concentration C _o $(x10^{17}$ $atoms/cm3$)	Precipitated oxygen concentration ΔO_i ($\times 10^{17}$ $atoms/cm3$)	BMD size L (nm)	
1.50E+10	15	3.8	11.2	404.1	
1.50E+10	18	17.9	0.1	83.8	
1.50E+10	18	16.0	2.0	227.6	
1.50E+10	18	13.8	4.2	291.4	
1.50E+10	18	12.1	5.9	326.4	
1.50E+10	18	11.2	6.8	342.2	
1.50E+10	18	9.0	9.0	375.7	
1.50E+10	18	6.0	12.0	413.5	

Formed using a number of samples having different BMD

deaded with a stress by subjecting each sample water to

densities, initial oxygen concentrations, residual oxygen

concentrations C_o , precipitated oxygen concentra confirmed to be formed, and each "x" indicates a sample wafer in which slip dislocations were confirmed to be TABLE 1 40 wafer in which slip dislocations were confirmed to be formed. Further, the broken line in each graph is a line obtained by calculating C_O by assigning the applied stress to τ_{cri} and the BMD size to L in the formula (6).

As can be seen from the formula (6) , in each sample wafer 45 under the above broken line, the critical shear stress τ_{cri} is lower than the thermal stress τ applied to the silicon wafer in the device fabrication process. In this disclosure, such a wafer is determined as a silicon wafer in which slip dislocations are formed. As is apparent from FIG. 11 , the broken line in each graph forms a boundary between the sample wafers in which slip dislocations are formed and the sample wafers in which slip dislocations are not formed. This shows that the formula (6) makes it possible to determine with high accuracy the critical shear stress at which slip dislocations 55 were formed after heat treatment performed in the device fabrication process, thereby determining the presence or absence of the slip dislocations with high accuracy.

1.60 EXAMPLE 2

Sample wafers were subjected to heat treatment designed to emulate a standard device fabrication process, and whether or not slip dislocations were formed from BMDs was determined. Here, the heat treatment in the emulated 65 device fabrication process was constituted by two processes A and B. Here, the process A was constituted by four heat treatment steps, in which different baking temperatures and

was is constituted by six heat treatment steps, in which was applied at a baking temperature of 1100° C in the fourth different baking temperatures and heat treatment times were step in the process A. On the other hand, a different baking temperatures and heat treatment times were step in the process A. On the other hand, a thermal stress of used as in the process A, and the last step was an RTA step. 16.5 MPa was found to be applied at a b

In the process A, the loading temperature and the uniodal-

in the process B.

in the cooling rate were both 600°C. and the

first to third steps. The loading temperature and the cooling rate were both 8°C /min in the

in C and the heating rate and the cooling rate were both 8° and the loading temperature As described above, in this disclosure, when the thermal C/min in the first to fifth steps; and the loading temperature of the samp and the unloading temperature of the sample wafer were 15 stress τ applied to a sample water in heat treatment of a
both 650° C the beating rate was 150° C /s and the cooling device fabrication process is lower than th both 650° C., the heating rate was 150° C./s, and the cooling device fabrication process is lower than the critical shear
rate was 75° C /s in the sixth step. The heat treatment stress τ_{cri} , i.e., when $\tau \ll \tau_{cri}$ is s rate was 75° C/s in the sixth step. The heat treatment stress τ_{cri} , i.e., when $\tau \leq \tau_{cri}$ is satisfied; slip dislocations are conditions in the processes A and B are shown in Tables 3 determined not to be formed in t conditions in the processes A and B are shown in Tables 3 determined not to be formed in the silicon water on which
and 4 respectively. The initial oxygen concentration InQ heat treatment is performed in the device fabrica and 4, respectively. The initial oxygen concentration InO_i , heat treatment is performed in the device fabrication pro-
the residual oxygen concentration C_{1} and the BMD size I_{20} cess. As is apparent from Tab the residual oxygen concentration C_O , and the BMD size L 20 cess. As is apparent from Tables 5 and 6, the determination of the sample wafers having been subjected to the processes of the sample wafers having been subjected to the processes results of this disclosure are completely consistent with the
A and B are shown in Tables 5 and 6 respectively results of whether or not slip dislocations were ac A and B are shown in Tables 5 and 6, respectively.

Step	Heat treatment temperature $(^{\circ}$ C.)	Heat treatment time (min)
	650	100
	900	20
	1150	600
	1100	240

heat treatment times were used. Meanwhile, the process B using the formulae (7) to (9). As a result, a stress of 5.5 MPa was is constituted by six heat treatment steps, in which was applied at a baking temperature of 1100° ed as in the process A, and the last step was an RTA step. 16.5 MPa was found to be applied at a baking temperature In the process A, the loading temperature and the unload- $\frac{5}{1000^{\circ}}$ C, in the sixth step in the pro

formed. This shows that whether or not slip dislocations originated from BMDs are formed can be determined using TABLE 3
 T_{R} originated from BMDs are formed can be determined using
 T_{R} as the formula (6) with high accuracy.

Further, a single crystal silicon ingot was grown at a lower

oxygen concentration than the case of growing sample wafers 1 and 3 in which slip dislocations were formed in Tables 5 and 6. The critical shear stress τ_{cri} of a silicon wafer $_{30}$ W having a lower initial oxygen concentration taken out of the grown ingot was determined based on the BMD size and the residual oxygen concentration after heat treatment in the device fabrication process. As a result, the critical shear TABLE 4 stress τ_{cri} was higher than that obtained under the unchanged growth conditions, i.e., $\tau \ll_{cri}$ was satisfied. Thus, the silicon wafer W was obtained, in which no slip dislocations were formed even after heat treatment in the device fabrication process was performed thereon.

10 INDUSTRIAL APPLICABILITY

The critical shear stress at which slip dislocations are formed in a device fabrication is determined with high accuracy , thereby determining with high accuracy whether

the in-place temperature of each sample wafer loaded into a heat treatment furnace was measured with a thermocouple

For the thermal stress τ in the device fabrication process, δ or not slip dislocations are formed in a silicon wafer due to e in-place temperature of each sample wafer loaded into a heat treatment of the device fabr ingly, this technique is useful in the semiconductor industry.

- heat treatment performed in a device fabrication process:
- subsequently determining the critical shear stress τ_{cri} at fabrication process is performed by simulation calculation.
which slin dislocations are formed in the silicon wafer 4. The quality evaluation method for a sili size of the oxygen precipitates and residual oxygen concentration; and
- determining that slip dislocations are formed in the mated by simulation calculations.

silicon wafer in the device fabrication process when the $\frac{6}{5}$. A method of producing a silicon wafer, comprising the thermal str thermal stress τ is equal to or more than the critical steps of:
shear stress τ , or determining that slin dislocations growing a single crystal silicon ingot under the growing shear stress τ_{cri} is given by Equation (A) below, where evaluation m

I the size of the oxygen precipitate C the residual claim 1; and L: the size of the oxygen precipitate, C_0 : the residual claim 1; and
oxygen concentration T: the temperature of the heat 25 subjecting the grown single crystal silicon ingot to a wafer oxygen concentration, T : the temperature of the heat 25 subjecting the grown s
treatment G : the modulus of rigidity by the Burgers processing process. treatment, G: the modulus of rigidity, b: the Burgers
vector of the slin dislocations, and k: the Boltzmann 7. The method of producing a silicon wafer, according to vector of the slip dislocations, and k: the Boltzmann constant

$$
\tau_{cir} = 0.16 \times (G \cdot b/L) + 6.8 \times 10^{-5} \times C_O \times \exp(0.91 \text{ eV}/kT) \tag{A}.
$$

according to claim 1, wherein the step of determining the claim 6, wherein the residual oxygen concentration after
heat treatment in the device fabrication process is 10×10^{17} size L of the oxygen precipitates and the residual oxygen
concentration C_o after heat treatment in the device fabrica-
tion process is performed by measuring the size of the
 $* * * * * *$

The invention claimed is:

1. A quality evaluation method for a silicon wafer, com-

1. A quality evaluation method for a silicon wafer, com-

the silicon wafer after the heat treatment performed on the the silicon wafer after the heat treatment performed on the silicon wafer in the device fabrication process.

prising the steps of:

determining the size of oxygen precipitates and the

residual oxygen concentration in a silicon wafer after 5

residual oxygen concentration in a silicon wafer after 5

lead the step of determining t concentration C_{ϕ} after the heat treatment in the device fabrication process is performed by simulation calculation.

which slip dislocations are formed in the silicon wafer
in the device fabrication process based on the obtained 10 according to claim 1, wherein the thermal stress τ is estiin the device fabrication process based on the obtained $_{10}$ according to claim 1, wherein the thermal stress τ is esti-
size of the oxygen procipitates and residual oxygen mated based on the temperature distribution concentration; and
concentration is a direction of the silicon wafer having been heated by being
comparing the obtained critical shear stress τ_{cri} and the

thermal stress τ applied to the silicon wafer in the heat
thermal stress τ applied to the silicon wafer in the heat
the device fabrication process, whereby 15
determines the device fabrication process, whereby 15
de

- shear stress τ_{crit} , or determining that slip dislocations growing a single crystal silicon ingot under the growing are not formed in the silicon wafer in the device 20 conditions allowing a silicon wafer to be obtained, Fabrication process when the thermal stress τ is less which wafer is determined to have no slip dislocations than the critical shear stress τ wherein the critical stress formed in a device fabrication process by the than the critical shear stress τ_{cri} , wherein the critical formed in a device fabrication process by the quality
shear stress τ_{air} is given by Equation (A) below where evaluation method for a silicon wafer, accord
	-

claim 6, wherein the size of the oxygen precipitates after heat treatment in the device fabrication process is 10 nm or $_{30}$ more and 150 nm or less.

2. The quality evaluation method for a silicon wafer, $\frac{8}{100}$. The method of producing a silicon wafer, according to concentration after $\frac{1}{100}$. We have the sidual oxygen concentration after