

(19) United States

(12) Patent Application Publication (10) Pub. No.: US 2021/0157178 A1 Soltani et al.

(43) Pub. Date:

May 27, 2021

(54) HETERGENOUS INTEGRATION AND **ELECTRO-OPTIC MODULATION OF** III-NITRIDE PHOTONICS ON A SILICON PHOTONIC PLATFORM

(71) Applicant: Raytheon BBN Technologies Corp., Cambridge, MA (US)

(72) Inventors: Moe Soltani, Belmont, MA (US); Thomas Kazior, Sudbury, MA (US)

(21) Appl. No.: 16/953,574

(22) Filed: Nov. 20, 2020

Related U.S. Application Data

(60) Provisional application No. 62/939,352, filed on Nov. 22, 2019.


Publication Classification

(51) Int. Cl. G02F 1/055 (2006.01)G02F 1/015 (2006.01)

U.S. Cl. CPC G02F 1/0553 (2013.01); G02F 1/0154 (2021.01); G02F 1/0551 (2013.01); G02F 2203/58 (2013.01); G02F 2201/063 (2013.01); G02F 2201/58 (2013.01); G02F 2202/108 (2013.01)

(57) ABSTRACT

A photonic integrated circuit comprises a silicon nitride waveguide, an electro-optic modulator formed of a IIInitride waveguide structure disposed on the silicon nitride waveguide, a dielectric cladding covering the silicon nitride waveguide and electro-optic modulator, and electrical contacts disposed on the dielectric cladding and arranged to apply an electric field to the electro-optic modulator.



US 2021/0157178 A1




FIG.1




FIG.2




FIG.3




FIG.4




FIG.5




FIG.6





FIG.7



<u>FIG.8</u>




FIG.9A




FIG.9B




FIG.10A




FIG.10B




FIG.10C




FIG.10D




FIG.10E




FIG.10F




FIG.10G




FIG.10H




FIG.11A




FIG.11B




FIG.11C




FIG.11D




FIG.11E




FIG.11F




FIG.11G




FIG.11H




FIG.12




FIG.13A




FIG.13B




FIG.13C




FIG.14A




FIG.14B




FIG.14C

HETERGENOUS INTEGRATION AND ELECTRO-OPTIC MODULATION OF III-NITRIDE PHOTONICS ON A SILICON PHOTONIC PLATFORM

CROSS-REFERENCE TO RELATED APPLICATIONS

[0001] This application claims priority under 35 U.S.C. § 119(e) to U.S. Provisional Patent Application Ser. No. 62/939,352, titled HETEROGENOUS INTEGRATION AND ELECTRO-OPTIC MODULATION OF III-NITRIDE PHOTONICS ON A SILICON PHOTONIC PLATFORM, filed Nov. 22, 2019, that is incorporated herein in its entirety for all purposes.

BACKGROUND

[0002] Photonic Integrated Circuits (PIC) are a technology platform for routing and processing of optical frequencies at chip-scales for a broad range of applications including sensing, signal processing, computing, metrology, and communications. A fruitful well-developed PIC technology is silicon photonics which has found applications mainly at infrared wavelengths with a broad range of active components including efficient electro-optic modulators and passive waveguiding circuitries. Since silicon is absorptive at visible wavelengths, silicon waveguides cannot be made to guide light in the visible range. An optical waveguiding material that is still compatible with silicon photonics and widely used in this platform is silicon nitride which is transparent over a wide wavelength range including the visible range. Nevertheless, silicon nitride is a passive material meaning that active components such as fast (GHz speed) electro-optic modulators cannot be made with this material.

SUMMARY

[0003] Aspects and embodiments disclosed herein include integration of III-nitride photonic materials (e.g., AlGaN, GaN) on silicon nitride photonics on a silicon platform to enable an active platform working over a broad wavelength range including the visible range. Passive optical circuitry includes silicon nitride waveguides while active components such as electro-optic modulators are made with III-nitride photonic circuitry bonded to the silicon nitride waveguide circuitry. Aspects and embodiments may be particularly beneficial for developing a photonic integrated circuit (PIC) platform operable in the visible range having efficient active and passive functionalities.

[0004] In accordance with one aspect, there is provided a photonic integrated circuit. The photonic integrated circuit comprises a silicon nitride waveguide, an electro-optic modulator formed of a III-nitride waveguide structure disposed on the silicon nitride waveguide, a dielectric cladding covering the silicon nitride waveguide and electro-optic modulator, and electrical contacts disposed on the dielectric cladding and arranged to apply an electric field to the electro-optic modulator.

[0005] In some embodiments, the III-nitride waveguide structure is formed of one of $Al_xGa_{1-x}N$ ($0 \le x \le 1$), $In_xGa_{1-x}N$ ($0 \le x \le 1$), or $Al_xIn_{1-x}N$ ($0 \le x \le 1$).

[0006] In some embodiments, the III-nitride waveguide structure includes a stacked layer of quantum wells formed of one of $Al_xGa_{1-x}N$ ($0 \le x \le 1$), $In_xGa_{1-x}N$ ($0 \le x \le 1$), or $Al_xIn_{1-x}N$ ($0 \le x \le 1$).

[0007] In some embodiments, the III-nitride waveguide structure is bonded to the silicon nitride waveguide and silicon nitride support layers with a III-nitride slab.

[0008] In some embodiments, the dielectric cladding is formed of silicon dioxide.

[0009] In some embodiments, the silicon nitride waveguide is disposed on an upper surface of a silicon dioxide layer disposed on a silicon substrate.

[0010] In some embodiments, the photonic integrated circuit further comprises one or more heterogeneously integrated III-nitride quantum well modulators.

[0011] In some embodiments, the photonic integrated circuit further comprises a photodetector.

[0012] In some embodiments, the photodetector is optically coupled to the silicon nitride waveguide.

[0013] In some embodiments, the photodetector is disposed on a same side of the silicon nitride waveguide as the dielectric cladding.

[0014] In some embodiments, the photodetector is disposed on a opposite side of the silicon nitride waveguide as the dielectric cladding.

[0015] In some embodiments, the photonic integrated circuit further comprises a conductive via passing through the dielectric cladding and forming an electrical path between a contact pad of the photodetector and an external contact pad disposed on a surface of the dielectric cladding.

[0016] In some embodiments, the photonic integrated circuit further comprises a conductive via passing through the dielectric cladding and forming an electrical path between the III-nitride waveguide structure and an external contact pad disposed on a surface of the dielectric cladding.

[0017] In some embodiments, the III-nitride waveguide structure has a tapered end portion.

[0018] In accordance with another aspect, there is provided a method of forming a photonic integrated circuit. The method comprises forming a silicon nitride waveguide on a first substrate, forming an electro-optic modulator including a III-nitride waveguide structure on a second substrate, bonding the electro-optic modulator to the silicon nitride waveguide, and removing the second substrate.

[0019] In some embodiments, the method further comprises fabricating one or more III-nitride quantum well modulators in the photonic integrated circuit.

[0020] In some embodiments, the method further comprises forming a tapered end portion on the III-nitride waveguide structure.

[0021] In some embodiments, the method further comprises forming a dielectric cladding over the silicon nitride waveguide and electro-optic modulator.

[0022] In some embodiments, the method further comprises forming a conductive via electrically connected to the III-nitride waveguide structure and passing through the dielectric cladding.

[0023] In some embodiments, the method further comprises forming a photodetector optically coupled to the silicon nitride waveguide within the photonic integrated circuit.

BRIEF DESCRIPTION OF THE DRAWINGS

[0024] Various aspects of at least one embodiment are discussed below with reference to the accompanying figures, which are not intended to be drawn to scale. The figures are included to provide illustration and a further understanding of the various aspects and embodiments and are incorporated in and constitute a part of this specification but are not intended as a definition of the limits of the invention. In the figures, each identical or nearly identical component that is illustrated in various figures is represented by a like numeral. For purposes of clarity, not every component may be labeled in every figure. In the figures:

[0025] FIG. 1 is a partial isometric view of an embodiment of a photonic integrated circuit;

[0026] FIG. 2 illustrates results of a simulation of transmission of light through portions of the photonic integrated circuit of FIG. 1;

[0027] FIG. 3 is a partial isometric view of another embodiment of a photonic integrated circuit;

[0028] FIG. 4 illustrates results of a simulation of transmission of light through portions of the photonic integrated circuit of FIG. 3;

[0029] FIG. 5 is a partial isometric view of another embodiment of a photonic integrated circuit;

[0030] FIG. 6 is a partial isometric view of another embodiment of a photonic integrated circuit;

[0031] FIG. 7 is a partial cross-sectional view of another embodiment of a photonic integrated circuit;

[0032] FIG. 8 is a partial cross-sectional view of another embodiment of a photonic integrated circuit;

[0033] FIG. 9A illustrates an act in a process for forming a photonic integrated circuit as illustrated in FIG. 7 or FIG. 8:

[0034] FIG. 9B illustrates another act in a process for forming a photonic integrated circuit as illustrated in FIG. 7 or FIG. 8;

[0035] FIGS. 10A-10H illustrate acts in a process for forming a photonic integrated circuit as illustrated in FIG. 7; [0036] FIGS. 11A-11H illustrate acts in a process for forming a photonic integrated circuit as illustrated in FIG. 8; [0037] FIG. 12 is a partial isometric view of another embodiment of a photonic integrated circuit;

[0038] FIG. 13A is a partial isometric view of another embodiment of a photonic integrated circuit;

[0039] FIG. 13B is a cross section through a portion of the photonic integrated circuit of FIG. 13A;

[0040] FIG. 13C is a cross section through another portion of the photonic integrated circuit of FIG. 13A;

[0041] FIG. 14A is a partial isometric view of another embodiment of a photonic integrated circuit;

[0042] FIG. 14B is a cross section through a portion of the photonic integrated circuit of FIG. 14A; and

[0043] FIG. 14C is a cross section through another portion of the photonic integrated circuit of FIG. 14A.

DETAILED DESCRIPTION

[0044] It is to be appreciated that embodiments of the methods and apparatuses discussed herein are not limited in application to the details of construction and the arrangement of components set forth in the following description or illustrated in the accompanying drawings. The methods and apparatuses are capable of implementation in other embodiments and of being practiced or of being carried out in

various ways. Examples of specific implementations are provided herein for illustrative purposes only and are not intended to be limiting. Also, the phraseology and terminology used herein is for the purpose of description and should not be regarded as limiting. The use herein of "including," "comprising," "having," "containing," "involving," and variations thereof is meant to encompass the items listed thereafter and equivalents thereof as well as additional items. References to "or" may be construed as inclusive so that any terms described using "or" may indicate any of a single, more than one, and all of the described terms. Any references to front and back, left and right, top and bottom, upper and lower, and vertical and horizontal are intended for convenience of description, not to limit the present systems and methods or their components to any one positional or spatial orientation.

[0045] The relatively inexpensive silicon platform for

photonic integrated circuits (PIC) and the well-understood

and inexpensive nature of silicon microfabrication processes

motivates the heterogeneous integration of other photonic materials that are transparent in the visible spectrum and have active electro-optic properties on silicon. For example heterogeneous integration of III-V (e.g., indium phosphide compounds) photonics platforms on silicon or heterogeneous integration of lithium niobate on silicon or silicon nitride have been demonstrated successfully but mainly for applications in infrared and have limited functionality at visible wavelengths, or cannot handle large optical powers in the visible wavelengths (for example lithium niobate suffers from photorefractive damage at wavelengths shorter than red wavelengths when laser power goes to mW range.) [0046] III-nitride photonics compound materials which include, for example, Al_xGa_{1-x}N (x=0-1), In_xGa_{1-x}N (x=0-1), and $Al_xIn_{1-x}N$ (x=0-1) are example of promising materials that are transparent over a wide wavelength range including the visible range with promising and proven active photonic properties making them useful in devices such as electro-optic modulators and lasers. Some of these platforms may be disposed on a sapphire substrate which does not have the benefits of silicon substrate such as low cost or highvolume production. Other implementations may include depositing aluminum nitride on a SiO₂ cladding in which the aluminum nitride is not crystalline and so exhibits large optical propagation loss in the visible range. Some implementations may include bonding GaN on SiO2 to form GaN waveguides on the SiO₂ cladding on a Si substrate. Further implementations may involve direct growing of III-nitrides on silicon for making cheaper light-emitting diodes. Such platforms, however, are not suitable for photonic integrated circuits that require appropriate refractive index contrast between different material layers to form optical waveguides with low optical propagation loss. There has been work directed to making photonic integrated circuits of III-nitride on a silicon platform. The problem with such a platform is the higher refractive index of silicon which directly sits under the III-nitride layer and therefor causes the leakage of light from the III-nitride layer to the Si substrate. Some implementations may locally undercut the Si layer under the III-nitrides to make a III-nitride membrane waveguide with air underneath to avoid optical leakage. Undercutting, however, is not a viable solution for long length waveguides.

[0047] Aspects and embodiments disclosed herein include methods for heterogeneous integration of III-nitride photonic circuitries on silicon nitride waveguide circuitries which themselves are disposed on a silicon platform. Aspects and embodiments disclosed herein may provide a comprehensive integrated photonic platform that is functional over a wide wavelength range, particularly in the visible and near infrared, wherein the active functions such as high-speed electro-optic modulators are provide by the III-nitride part of the circuit, and the passive optical routing circuitry across entire chip is provided by silicon nitride waveguides and related components (e.g., resonators).

[0048] FIG. 1 illustrates a structure 100 that includes a III-nitride (e.g., $Al_xGa_{1-x}N$ (x=0-1 or 0<x<1), $In_xGa_{1-x}N$ $(x=0-1 \text{ or } 0 \le x \le 1), \text{ or } Al_x In_{1-x} N (x=0-1 \text{ or } 0 \le x \le 1)) \text{ wave-}$ guide 105 bonded to a silicon nitride (SiN) waveguide 110. The silicon nitride waveguide 110 is disposed on a layer of SiO₂ 115 which is itself disposed on a Si substrate 120. In some embodiments, the layer of SiO₂ 115 may be omitted and the SiN waveguide 110 may be disposed directly on the Si substrate 120. The SiN waveguide 110 may be, for example, between 150 nm and 200 nm thick. A thin IIInitride slab layer 125 may be provided to facilitate bonding between the III-nitride waveguide 105, the silicon nitride waveguide 110, and optional additional silicon nitride support layers 130. Optical intensity after propagating through a SiN waveguide 110 reaches the heterogeneous III-nitride on SiN waveguide 105, 110 and allows light to penetrate into the III-nitride waveguide 105. The reason for this efficient interaction is that the refractive index of SiN (\sim 2) is close to that of III-nitride waveguides, allowing these waveguides to be efficiently mode matched.

[0049] FIG. 2 illustrates results of a simulation that shows a III-nitride waveguide layer 105 and the SiN waveguide layer 110 as illustrated in FIG. 1 efficiently optically interacting as the optical energy exists in both layers. This simulation is for a wavelength of 532 nm and shows optical intensity interacting with both top and bottom waveguides 105, 110.

[0050] Silicon nitride is fully compatible with silicon and so most of the photonic waveguiding routing and circuitry can be done with SiN, and whenever active functionality such as efficient electro-optic modulation is needed, the optical signal is sent to the heterogeneous region including the III-nitride waveguide 105 and silicon nitride waveguide 110 shown in FIG. 2 for modulation purposes.

[0051] The structure in FIG. 1 represents a simple schematic to show one main concept of the present disclosure. As illustrated in FIG. 3, the structure of FIG. 1 may be cladded with other optical materials with a lower refractive index than that of SiN and III-nitride. One example of a cladding material which is compatible with silicon platform is SiO₂. FIG. 3 shows the same structure shown in FIG. 1, but with added SiO₂ overcladding 135. FIG. 4 illustrates results of a simulation of a III-nitride waveguide layer 105 and SiN waveguide layer 110 in a cladded structure as illustrated in FIG. 3 efficiently optically interacting as the optical energy exists in both layers.

[0052] In some embodiments, for example, as illustrated in FIGS. 5 and 6, there are waveguide tapers 105T at the beginning and the end of the III-nitride waveguide 105 to allow adiabatic matching of the SiN waveguide layer 110 and the III-nitride waveguide layer 105. FIG. 5 illustrates this structure without SiO_2 overcladding 135 and FIG. 6 illustrates this structure with SiO_2 overcladding 135.

[0053] Two waveguiding electro-optic modulator structures on a heterogeneous III-nitride on silicon nitride wave-

guiding platform are illustrated in cross sections in FIGS. 7 and 8, respectively. The modulator device shown in FIG. 7 works based on the known Pockels effect. There are metal electrodes 140 (e.g., Cu, Au, or Al) integrated with the III-nitride, e.g., AlGaN waveguide 105. By applying a voltage across the electrodes 140 an electric field penetrates into the AlGaN waveguide 105 and changes its refractive index resulting in a modulation of light traveling in the AlGaN waveguide 105. The structure shown in FIG. 8 also works based on Pockels effect but with the inclusion of III-nitride quantum well layers 105B to induce strain and therefore to strongly enhance the Pockels effect. The quantum well layers 105B can be a periodic stack of layers of AlGaN/GaN, or in general $Al_xGa_{1-x}N/Al_vGa_{1-v}N$ wherein x and y are the fraction of Al and Ga in AlGaN and vary between 0 and 1 and may add to 1 and where x≠y. The composition of Al and Ga can be anything between 0 and 1, but for sake of simplicity, throughout this disclosure the term AlGaN shall be considered to encompass any of Al_xGa_{1-x}N $(x=0-1 \text{ or } 0 \le x \le 1), In_xGa_{1-x}N (x=0-1 \text{ or } 0 \le x \le 1), or Al_xIn_{1-x}^2N$ (x=0-1 or 0 < x < 1). The stack of quantum well layers 105Bcan be made of any III-nitride family, for example, Al, Ga1 _xN or In_xGa_{1-x}N, so long as the stack design provide the desired strain. The thickness of these stack quantum well layers may be, for example, between a few nm to about ten nm. The strain induced in the stack of quantum well layers 105B can strongly enhance the Pockels effect of III-nitride.

[0054] FIGS. 9A and 9B and 10A-10H show the general fabrication steps for making a heterogeneous integration of a III-nitride waveguide on a silicon nitride waveguide as well as making a Pockels electro-optic modulator as shown in FIG. 7. As illustrated in FIG. 9A a SiO, layer 115 is gown on a Si substrate 120 and a SiN waveguide 110 and support layers 130 are fabricated on the SiO₂ layer 115 using semiconductor fabrication techniques known in the art that will not be described in detail herein. A thin, for example, about 10 nm thick layer of SiO₂ may be grown or deposited on top of the SiN structures 110, 130 as illustrated in FIG. 9B. The thin SiO₂ layer may assist in bonding the SiN waveguide 110 and support layers 130 to the AlGaN waveguide structure as will be described in further detail below. Concurrent with, prior to, or after forming the SiN waveguide structure one may form an AlGaN structure from which the AlGaN waveguide will be formed. As illustrated in FIG. 10A, a layer of AlGaN 165 may be epitaxially grown on a template substrate 150, for example, a SiC substrate or substrate of any other suitable material using known techniques in the semiconductor fabrication arts. The template substrate 150 may be coated with a nucleation layer 155 and a highly doped AlGaN layer 160 disposed on the nucleation layer 155 prior to epitaxial growth of the AlGaN layer 165 on the highly doped AlGaN layer 160. A thin, for example, about 10 nm thick layer of SiO2 170 may be grown or deposited on the top of the layer of AlGaN 165 as illustrated in FIG. 10B. As illustrated in FIG. 10C, the AlGaN structure including the AlGaN layer 165 is flipped over and the oxide layer 170 is brought into contact with the oxide layer 145 on the SiN structures 110, 130 of the SiN waveguide structure. The SiO₂ layers **145**, **170** are bonded using an oxide-oxide bonding process, for example, anodic boding to form an adhesion layer 175 (FIG. $10\bar{\rm D}$). A wet etching process is then used to remove the substrate 150, nucleation layer 155, and highly-doped AlGaN layer 160. The wet etchant used may selectively etch the highly doped AlGaN layer 160 versus the AlGaN layer 165 leaving the AlGaN layer 165 and resulting in the structure illustrated in FIG. 10D. Lithography and plasma etching as known in the art of semiconductor fabrication are then utilized to etch portions of the AlGaN layer 165 to form the AlGaN waveguide 105 and AlGaN slab layer 125 as illustrated in FIG. 10E. A layer of SiO₂ 180 is then grown or deposited on top of the AlGaN waveguide 105 and AlGaN slab layer 125 and optionally planarized (FIG. 10F). A portion of the layer of SiO₂ 180 is lithographically patterned and etch to expose a portion of the AlGaN slab layer 125 (FIG. 10G). Metal contacts 140 are then deposited using, for example, sputtering and photolithographic patterning with one metal contact 140 being on top of the SiO₂ layer above the AlGaN waveguide 105 and the other on the portion of exposed AlGaN slab layer 125, or on a thin SiO₂ layer that may remain on the AlGaN slab layer 125.

[0055] FIGS. 9A and 9B and 11A-11H shows the general fabrication steps for making a heterogeneous integration of III-nitride waveguide with layer of stacked AlGaN quantum wells forming a Pockels electro-optic modulator on a silicon nitride waveguide as shown in FIG. 8. As illustrated in FIG. 9A a SiO₂ layer 115 is gown on a Si substrate 120 and a SiN waveguide 110 and support layers 130 are fabricated on the SiO₂ layer 115 using semiconductor fabrication techniques known in the art that will not be described in detail herein. A thin, for example, about 10 nm thick layer of SiO₂ may be grown or deposited on top of the SiN structures 110, 130 as illustrated in FIG. 9B. The thin SiO₂ layer may assist in bonding the SiN waveguide 110 and support layers 130 to the stacked AlGaN quantum well waveguide structure as will be described in further detail below. Concurrent with, prior to, or after forming the SiN waveguide structure one may form an AlGaN structure from which the AlGaN quantum well waveguide and AlGaN slab layer will be formed. As illustrated in FIG. 11A, a layer 185 including a stack of AlGaN quantum wells may be epitaxially grown on a template substrate 150, for example, a SiC substrate or substrate of any other suitable material using known techniques in the semiconductor fabrication arts. The template substrate 150 may be coated with a nucleation layer 155 and a highly doped AlGaN layer 160 disposed on the nucleation layer 155 prior to epitaxial growth of the AlGaN quantum well layer 185 on the highly doped AlGaN layer 160. A thin, for example, about 10 nm thick layer of SiO₂ 170 may be grown or deposited on the top of the layer of AlGaN quantum wells 185 as illustrated in FIG. 11B. As illustrated in FIG. 11C, the AlGaN structure including the AlGaN quantum well layer 185 is flipped over and the oxide layer 170 is brought into contact with the oxide layer 145 on the SiN structures 110, 130 of the SiN waveguide structure. The SiO₂ layers 145, 170 are bonded using an oxide-oxide bonding process, for example, anodic boding to form an adhesion layer 175 (FIG. 11D). A wet etching process is then used to remove the substrate 150, nucleation layer 155, and highly doped AlGaN layer 160. The wet etchant used may selectively etch the highly doped AlGaN layer 160 versus the AlGaN quantum well layer stack 185 leaving the AlGaN quantum well layer stack 185 and resulting in the structure illustrated in FIG. 11D. Lithography and plasma etching as known in the art of semiconductor fabrication are then utilized to etch portions of the AlGaN quantum well layer stack 185 to form the AlGaN quantum well layer waveguide 105B and AlGaN slab layer 125 as illustrated in FIG. 11E. A layer of SiO₂ 180 is then grown or deposited on top of the AlGaN quantum well layer waveguide 105B and AlGaN slab layer 125 and optionally planarized (FIG. 11F). A portion of the layer of SiO₂ 180 is lithographically patterned and etched to expose a portion of the AlGaN slab layer 125 (FIG. 11G). Metal contacts 140 are then deposited using, for example, sputtering and photolithographic patterning with one metal contact 140 being on top of the SiO₂ layer above the AlGaN quantum well layer waveguide 105B and the other on the portion of exposed AlGaN slab layer 125, or on a thin SiO₂ layer that may remain on the AlGaN slab layer 125.

[0056] In some aspects, additional circuitry or active or passive devices may be integrated with or formed on the embodiments of the waveguide structures disclosed herein. For example, as illustrated in FIG. 12, in one embodiment, a photodetector such as an on-chip Si photodetector 190 may be mounted on the waveguide structure 100. The on-chip Si photodetector 190 may optically couple to the SiN waveguide 110 and produce an output signal based on the presence or absence of light passing through the SiN waveguide 110. In other embodiment, one or more III-nitride quantum well lasers can also or alternatively be heterogeneously integrated and fabricated in embodiments of the waveguide structures disclosed herein in a similar way to the modulator structure with the stacked AlGaN quantum wells 105B.

[0057] FIGS. 13A-13C illustrate an alternative to the photonic integrated circuit of FIG. 12. In the embodiment of FIGS. 13A-13C, the on-chip Si detector 185 is formed below the SiN waveguide 110, rather than above the SiN waveguide 110 as illustrated in FIG. 12. Also illustrated in FIGS. 13A and 13B are vias 190 that may pass through a layer of dielectric 195, for example, SiO₂ that covers the on-chip Si detector 185. Layer of dielectric 195 may be a portion of the layer of SiO₂ 115 disposed on the Si substrate 120. The vias 190 electrically connect to contact pads 200 on the on-chip Si detector 185 so that electrical signals from the on-chip Si detector 185 may be passed out of the photonic integrated circuit. The vias 190 may be formed of a metal, for example, Al or Cu or another suitable conductive material.

[0058] As illustrated in FIGS. 14A-14C, an overcladding layer 135 formed of, for example SiO₂ may be disposed over the AlGaN 105 and SiN 110 waveguides of the structure of FIGS. 13A-13C and may serve to protect the waveguides. Second layer vias 205 may be formed over and in electrical connection with the vias 190. The second layer vias 205 provide for electrical signals from the on-chip Si detector 185 may be passed through the overcladding layer 135 and out of the photonic integrated circuit. An additional via 210 may pass through the overcladding layer 135 and electrically connect to the AlGaN waveguide 105, for example, to the slab layer 125 of the AlGaN waveguide 105. Second layer vias 205 and the AlGaN waveguide via 210 may be formed of a metal, for example, Al or Cu or another suitable conductive material. Second layer vias 205 and the AlGaN waveguide via 210 may electrically connect to respective contact pads 215, 220 disposed on top of the overcladding layer 135. An additional metal contact 225 may be provided on top of the overcladding layer 135 to allow one to apply an electric field to the AlGaN waveguide 105.

[0059] Having described above several aspects of at least one embodiment, it is to be appreciated various alterations, modifications, and improvements will readily occur to those skilled in the art. Such alterations, modifications, and improvements are intended to be part of this disclosure and are intended to be within the scope of the invention. Accordingly, the foregoing description and drawings are by way of example only, and the scope of the invention should be determined from proper construction of the appended claims, and their equivalents.

What is claimed is:

- 1. A photonic integrated circuit comprising:
- a silicon nitride waveguide;
- an electro-optic modulator formed of a III-nitride waveguide structure disposed on the silicon nitride waveguide;
- a dielectric cladding covering the silicon nitride waveguide and electro-optic modulator; and
- electrical contacts disposed on the dielectric cladding and arranged to apply an electric field to the electro-optic modulator.
- 2. The photonic integrated circuit of claim 1, wherein the III-nitride waveguide structure is formed of one of $Al_xGa_{1-x}N$ ($0 \le x \le 1$), $In_xGa_{1-x}N$ ($0 \le x \le 1$), or $Al_xIn_{1-x}N$ ($0 \le x \le 1$).
- 3. The photonic integrated circuit of claim 1, wherein the III-nitride waveguide structure includes a stacked layer of quantum wells formed of one of $Al_xGa_{1-x}N$ ($0 \le x \le 1$), $In_xGa_{1-x}N$ ($0 \le x \le 1$), or $Al_xIn_{1-x}N$ ($0 \le x \le 1$).
- **4**. The photonic integrated circuit of claim **1**, wherein the III-nitride waveguide structure is bonded to the silicon nitride waveguide and silicon nitride support layers with a III-nitride slab.
- 5. The photonic integrated circuit of claim 1, wherein the dielectric cladding is formed of silicon dioxide.
- **6**. The photonic integrated circuit of claim **1**, wherein the silicon nitride waveguide is disposed on an upper surface of a silicon dioxide layer disposed on a silicon substrate.
- 7. The photonic integrated circuit of claim 1, further comprising one or more heterogeneously integrated III-nitride quantum well modulators.
- 8. The photonic integrated circuit of claim 1, further comprising a photodetector.
- **9**. The photonic integrated circuit of claim **8**, wherein the photodetector is optically coupled to the silicon nitride waveguide.

- 10. The photonic integrated circuit of claim 8, wherein the photodetector is disposed on a same side of the silicon nitride waveguide as the dielectric cladding.
- 11. The photonic integrated circuit of claim 8, wherein the photodetector is disposed on a opposite side of the silicon nitride waveguide as the dielectric cladding.
- 12. The photonic integrated circuit of claim 8, further comprising a conductive via passing through the dielectric cladding and forming an electrical path between a contact pad of the photodetector and an external contact pad disposed on a surface of the dielectric cladding.
- 13. The photonic integrated circuit of claim 1, further comprising a conductive via passing through the dielectric cladding and forming an electrical path between the III-nitride waveguide structure and an external contact pad disposed on a surface of the dielectric cladding.
- 14. The photonic integrated circuit of claim 1, wherein the III-nitride waveguide structure has a tapered end portion.
- **15**. A method of forming a photonic integrated circuit, the method comprising:

forming a silicon nitride waveguide on a first substrate; forming an electro-optic modulator including a III-nitride waveguide structure on a second substrate;

bonding the electro-optic modulator to the silicon nitride waveguide; and

removing the second substrate.

- **16**. The method of claim **15**, further comprising fabricating one or more III-nitride quantum well modulators in the photonic integrated circuit.
- 17. The method of claim 15, further comprising forming a tapered end portion on the III-nitride waveguide structure.
- **18**. The method of claim **15**, further comprising forming a dielectric cladding over the silicon nitride waveguide and electro-optic modulator.
- 19. The method of claim 18, further comprising forming a conductive via electrically connected to the III-nitride waveguide structure and passing through the dielectric cladding.
- 20. The method of claim 15, further comprising forming a photodetector optically coupled to the silicon nitride waveguide within the photonic integrated circuit.

* * * * *