

USO10923188B2

# (12) United States Patent (10) Patent No.: US 10,923,188 B2<br>
Young et al. (45) Date of Patent: Feb. 16, 2021

### (54) MACRO STORAGE CELL COMPOSED OF MULTIPLE STORAGE DEVICES EACH CAPABLE OF STORING MORE THAN TWO **STATES**

- (71) Applicant: Intel Corporation, Santa Clara, CA  $(US)$
- (72) Inventors: **Ian A. Young**, Portland, OR (US); Dmitri E. Nikonov, Beaverton, OR (US); Elijah V. Karpov, Portland, OR  $(US)$
- (73) Assignee: Intel Corporation, Santa Clara, CA  $(US)$
- (\*) Notice: Subject to any disclaimer, the term of this patent is extended or adjusted under 35 U.S.C.  $154(b)$  by 0 days.
- (21) Appl. No.: 16/457,987
- (22) Filed: **Jun. 29, 2019**
- (65) **Prior Publication Data** US 2020/0411088 A1 Dec. 31, 2020

(51) Int. Cl.<br>  $G I I C 13/00$  (2006.01)

## $(45)$  Date of Patent: Feb. 16, 2021

- (52) U.S. Cl.<br>CPC ........  $GHC\ 13/004\ (2013.01)$ ;  $GHC\ 13/0069$ (2013.01); GIIC 2013/0054 (2013.01)
- (58) Field of Classification Search CPC .............. G11C 13/004; G11C 13/0002; G11C 13/0069; G11C 12013/0054; G11C 15/046 See application file for complete search history.

### ( 56 ) References Cited

### U.S. PATENT DOCUMENTS



\* cited by examiner

Primary Examiner - David Lam

(74) Attorney, Agent, or  $Firm$  – Compass IP Law PC

### ( 57 ) ABSTRACT

An apparatus. The apparatus includes a macro storage cell having a first storage device and a second storage device. The first and second storage devices each able to store more than two states. The macro storage cell to store multiple values resulting from a combination of the respectively stored states of the first and second storage d

### 20 Claims, 7 Drawing Sheets







Fig. 3

















(top view)



Channel<br>Material

Gate Material

Interlayer Oxide



Ferroelectic



5

30

45

That is, the logic used to process the data of complex 11. A single flash memory cell, however, is not currently<br>functions are increasingly waiting to receive data from able to store enough levels to effect, by itself, tru functions are increasingly waiting to receive data from able to store enough levels to effect, by itself, true macro<br>memory to operate on and/or are waiting for newly created 20 value cell operation (leading edge flash ce memory to operate on, and/or, are waiting for newly created 20 value cell operation (leading edge flash cells can current data to be written to memory before a next set of input only store sixteen different states per flas

a combination of resistive states of the macro cell's respective implemented, however, currently are commercially manual tive storage devices;

Fig. 4 shows a range of workable resistance ratios for the  $35$  effect true macro level storage.<br>FIG. 4 shows a range of workable resistance ratios for the  $\frac{35}{10}$  As such, FIG. 2 shows a design for a macro level cell resistive storage devices of a macro cell as a function of the As such, FIG. 2 shows a design for a macro level cent 200 pumber of atotac, that the recitation a degree deriver and a macro level cell 200 pumber of a macro l number of states that the resistance storage devices can store

A number of emerging applications, such as artificial includes some form of sense circuitry to detect the value that intelligence, machine vision, etc. could be implemented is stored in the storage element 201 some form of intelligence, machine vision, etc. could be implemented is stored in the storage element 201, some form of read bias more efficiently if some kind of multi-value memory were circuitry to bias the storage element 201 during cal computation of a following node is set by a numerical<br>weight value. Here, in order to have a wide dynamic range<br>of available weights for any particular node to node con-<br>the a fixed current by the read bias circuitry),  $\frac{1}{2}$  of a contract contract the sense is the sense in the sense of the sense is the sense of the sense in the sense of the sense is the sense of storing multiple  $\frac{1}{2}$  of the sense of storing in the storage eleme

coupled to such a cell and the cell stores a value that circuit corresponds to the voltage account  $(201)$ . corresponds to the weight that is assigned to the connection.  $201$ .<br>With a cell that is capable of storing any of multiple possible 60 In the particular example of FIG. 2, two resistive multi-With a cell that is capable of storing any of multiple possible  $\epsilon_0$  In the particular example of FIG. 2, two resistive multivalues a wide range of weights could be assigned to a node values a wide range of weights could be assigned to a node level devices are arranged in series. If the first device R1 is<br>to node connection. In the case of machine vision, for capable of storing N different resistive sta to node connection. In the case of machine vision, for capable of storing N different resistive states, and the second example, a similar cell could be used, e.g., to store pixel device R2 is capable of storing M differen

of stored values per memory cell rather than only a single bit

**MACRO STORAGE CELL COMPOSED OF** or just a few bits (less than 10), the present application is<br> **MULTIPLE STORAGE DEVICES EACH** directed to a particular memory cell (a "macro value cell" or MULTIPLE STORAGE DEVICES EACH directed to a particular memory cell (a "macro value cell" or<br>CAPABLE OF STORING MORE THAN TWO "macro cell") that is capable of storing many (e.g., at least CAPABLE OF STATES<br>
CAPABLE OF STATES

arts, and, more specifically, to a macro storage cell com-<br>posed of multiple storage devices each capable of storing <sup>10</sup> resistance, magnetic dipole moment, electric dipole FIG. 1 shows the characteristics of two different types of<br>FIELD OF INVENTION storage devices. A first type of memory cell 101, referred to storage devices. A first type of memory cell 101, referred to as a multi-level cell, is discrete in its operation in that the cell The field of invention pertains generally to the electronic stores separate and distinct states. Here, as can be seen in arts, and, more specifically, to a macro storage cell com-<br>inset 101, the cell stores discrete levels more than two states.<br>
moment, etc.) as a function of an applied input signal. A flash<br>
memory is a type of multi-level cell in that it can store memory is a type of multi-level cell in that it can store<br>different amounts of charge in a single cell to effectively<br>is store multiple bits per cell (e.g., a flash cell that can store As computing systems continue to implement increas-<br>ingly complex functions, memory systems and their under-<br>lying technology are increasingly becoming a bottleneck.<br>That is the logic used to process the data of complex<br>Th

output data to be written to memory before a next set of input<br>data can be operated on.<br>FIGURES FRIGURES FRIGURES All the second type of memory cell, referred to as a linear cell,<br>FIGURES FRIGURES FRIGURES FIGURES between its stored state (e.g., of charge, resistance, magnetic<br>A better understanding of the present invention can be<br>obtained from the following detailed description in conjunc-<br>tion with the following drawings, FIG. 1 shows characteristic curves for different types of<br>storage devices;<br>FIG. 2 shows an embodiment of a macro cell;<br>FIG. 3 shows different states of a macro cell derived from<br>FIG. 3 shows different states of a macro cel

one multi-value and/or linear resistive cell to effect macro level operation for the entire cell. For ease of discussion the FIG. 5 shows a racetrack like multi value memory cell. level operation for the entire cell. For ease of discussion the EIGS 60 and 6b show the storage devices of a macro cell 40. discrete cells in the storage element 201 a FIGS. 6*a* and 6*b* show the storage devices of a macro cell  $\alpha$  discrete cells in the storage element 201 are presumed to be represumed to be respectively respectively respectively arranged laterally and vertically, respectively. respectively resistive in nature (their different stored states are reflected FIG. 7 shows a computing system. FIG. 7 shows a computing system.<br>
DETAILED DESCRIPTION<br>
DETAILED DESCRIPTION<br>
A number of emerging applications, such as artificial<br>
A number of emerging applications, such as artificial<br>
A number of emerging applications,

a computation of a following node is set by a numerical<br>and produce across the storage element 201 during the read, and<br>and a some form of write bias circuitry to write a received input<br>cal computation of a following node values per cell (e.g., at least 20) would be useful.<br>That is for example, each node to node connection is flows through the storage element 201 when the read bias That is, for example, each node to node connection is flows through the storage element 201 when the read bias<br>upled to such a cell and the cell stores a value that circuit applies a fixed voltage across the storage elemen

intensity values, etc. then, there are theoretically NM different achievable resis-<br>Given that multiple emerging applications would perform 65 tance values that can be observed through the terminals of<br>better with memory the storage element ( $N^2$  if both devices store N different resistance states).

20

 $V_{READ}$ =R<sub>TOT</sub><br>where R<sub>TOT</sub>=R1+R2. If no two different pair of R1 and R2<br>settings result in a same resistance, then, R<sub>TOT</sub> can have any<br>of distinguishable states per device being one or the more<br>settings result in a same resistance through the overall storage element 201 can have<br>any of 64 different possible resistance settings. These 64 10 other than length) and number of discrete states where R2 is<br>different resistance values can then b different resistance values can then be used to effect macro no more than 6 times the size of R1 (e.g., R2 is in a range cell operation, e.g., in any of the applications mentioned of 2 to 6 times as large as R1) in order

Here, in order to write these values into the macro cell, the size of the storage element small.<br>write circuitry, in various embodiments is able to write to the 15 Keeping the ratio of R2 to R1 relatively small in this ma R1 and R2 storage elements independently of one another manner, there is some likelihood that different combinations  $\frac{1}{2}$  (evitable values of  $\frac{1}{2}$  is one). By contract during a road the B1 and  $\frac{1}{2}$  and R2 w (switch S1 is open). By contrast, during a read, the R1 and  $\frac{0.01 \text{ K1}}{0.01 \text{ K1}}$  and  $\frac{0.01 \text{ K1}}{0.01 \text{ K2}}$  (some overlap is likely). If overlap exists, the R2 storage elements are read together to provide the correct R1+R2 (some overlap is likely). If overlap exists, the value of the correct number of different useable resistive states of the storage cell value at the output which derives from a combination of the number of different useable resistive states of the storage cell<br>recrease but, nevertheless, macro cell operation is still

pairs of R1 and R2 settings result in a same or indistin-<br>same/indistinguishable total resistance, the macro cell can<br>same/indistinguishable total resistance, the macro cell can guishable total resistance of the macro cell (that is, in order same/indistinguishable total resistance, the macro cell can<br>the group states of the store settings. to prevent resistance value "overlap"), one of the storage<br>devices (e.g., R2) is designed to exhibit significantly larger 25<br>real discernable resistance values exhibited by the storage<br>resistance than the other starses de resistance than the other storage device (e.g., R1). For ferent discernable resistance values exhibited by the storage<br>element even though R1 and R2 are essentially similar example, if R2 is designed to exhibit resistance values that element even though R1 and R2 are essentially similar devices can be addressed by defining a ratio of R2 to R1 and R2 are essentially similar are 10x those of R1, R2 will act as "course" setting for the devices can be addressed by defining a ratio of R2 to R<br>macro cell's resistance while R1 will act as a "fine" setting  $(R_{RAT})$  and defining the resistances of th macro cell's resistance while R1 will act as a "fine" setting.

FIG. 3 demonstrates an example of the spread of different 30 total resistance values that may be observed through the storage cell if R2 is made larger than R1. Here, as can be seen, each setting of R2  $(R2_0, R2_1,$  etc.) has a large scale seen, each setting of R2 (R2\_0, R2\_1, etc.) has a large scale<br>effect on the storage element's resistance, while, the settings<br>of R1 (R1\_0, R1\_1, etc.) correspond to modest increments 35<br>in resistance above the base R2 set mizing the different number of resistive states (i.e., mini-<br>being made longer than R1 by a factor of RAT. Both devices<br>mizing resistance overlap), ideally (and as observed in FIG. have the same number of states N (the te mizing resistance overlap), ideally (and as observed in FIG. have the same number of states N (the te<br>
2), the increments in the R2 settings are larger than the full sponds to one of any of N integer values). 40

combinations of R1 and R2 need to be sufficiently distin-<br>guishable. Thus, if R1 is used akin to a fine setting of the resistance spacing (distance between resistance values) as a total resistance through the storage cell, the increments in R1 function of the number of resistance states and the resistance resistance (the difference in R1 resistance between two 45 ratio. A wider range of optimal comb resistance (the difference in R1 resistance between two 45 neighboring R1 settings) must be large enough to be easily neighboring R1 settings) must be large enough to be easily are observed where RAT is less than or equal to N and sensed during a read and easily written during a write. greater than or equal to N/3.

Larger R1 increments, however, tend toward a larger full As indicated above with respect to FIG. 2, various types range of R1 (which is equal to R1 increment size multiplied of emerging non volatile storage cell devices ma by the number of states of R1), which, in turn, results in 50 didates for the devices of the resistive channel 201 of the more headroom that the R2 increments will need to clear overall macro cell device 200. Candidate cel more headroom that the  $R2$  increments will need to clear above. Larger  $R1$  increments therefore also tend toward above. Larger R1 increments therefore also tend toward are not limited to ferroelectric cells (or ferroelectric transistence states for R1 as compared to R2. That is, the tors), phase change memory (PCM) cells, magnetic do fewer resistance states for R1 as compared to R2. That is, the tors), phase change memory (PCM) cells, magnetic domain more resistance states R1 has, the greater its full resistance wall memory cells, oxygen vacancy resist

resistive increments. That is, the greater the ratio of  $R2$  resistance to  $R1$  resistance, the more likely  $R1$  and  $R2$  will resistance to R1 resistance, the more likely R1 and R2 will the other cells listed above are generally implemented as two be implemented as significantly different manufactured 60 terminal devices). devices (which complicates manufacturing), while, the Additionally such cells may be linear cells or discrete smaller the ratio of R2 to R1 resistance, the more likely R1 multi-level cells as discussed above with respect t

Here, it should be generally easier and/or lower cost to ent material phase states and are generally considered to be implement R2 and R1 more as same/similar devices than 65 multi-level cells. Ferroelectric transistors ca significantly different devices. For example, if R2 and R1 are with multiple gates. Here, each time a gate is turned on or manufactured as same/similar devices, their individual fea-<br>off the transconductance of the transis

 $3 \hspace{1.5cm} 4$ 

That is, e.g., for a particular read/sense current  $I_{SENSE}$ , the tures may be formed entirely in parallel with R2 having a read voltage  $V_{READ}$  across the cell will be greater manufactured length than R1 to achieve larger greater manufactured length than R1 to achieve larger R2 resistance as compared to R1. Furthermore, with the number

of 2 to 6 times as large as  $R1$ ) in order to keep the overall size of the storage element small.

respective states of R1 and R2 (switch S2 is closed).  $\frac{20}{\text{while}}$  will decrease but, nevertheless, macro cell operation is sufferent in order to be nevertheless are achievable (e.g., if a macro cell composed of a pair o In various embodiments, in order to help prevent different achievable (e.g., if a macro cell composed of a pair of 8 state<br>devices has sixteen pairs of different settings that result in

$$
R1 = R0^*(1:N)
$$
  

$$
R2 = R_{RAT}(R0^*(1:N))
$$

20 are larger of R1 settings.<br>
2 40 According to one analysis, looking at the devices as<br>
2 16 are larger values of the different described just above,  $R_{RAT}$  should be approximately N/2 if In order to prevent resistance overlap each of the different described just above,  $R_{RAT}$  should be approximately N/2 if combinations of R1 and R2 need to be sufficiently distin- N is odd or  $(N+1)/2$  if N is even. FIG. 4 resistance spacing (distance between resistance values) as a function of the number of resistance states and the resistance

of emerging non volatile storage cell devices may be candidates for the devices of the resistive channel 201 of the more resistance states R1 has, the greater its full resistance wall memory cells, oxygen vacancy resistive switching range, which, in turn, makes for larger R2 increments. 55 memory cells, conductive bridge resistive switc Unfortunately, it should be easier to manufacture R1 and<br>R2 elements having more comparable resistances and/or<br>terminal device or a two terminal device (e.g., a PCM cell terminal device or a two terminal device (e.g., a PCM cell is generally implemented as a three terminal device while

and R2 can be implemented as same/similar devices. Here, for example, PCM cells are programmed with differ-<br>Here, it should be generally easier and/or lower cost to ent material phase states and are generally considered to off the transconductance of the transistor exhibits a discrete

change. As such, the ferroelectric transistor can be operated FIG. 5, the region of the channel 501 that stores discrete<br>in a discrete fashion. A single channel and gate of a domains may have special notches and/or diffusi in a discrete fashion. A single channel and gate of a domains may have special notches and/or diffusion locations ferroelectric transistor, however, exhibits more traditional to stabilize the positions of the walls of the ferroelectric transistor, however, exhibits more traditional to stabilize the positions of the walls of the stored domains linear behavior of a single transistor. Therefore a ferroelec-<br>within the device. An isolation lay linear behavior of a single transistor. Therefore a ferroelec-<br>trial the device. An isolation layer 506 (e.g.,  $SO_2$ ) resides<br>tric transistor can operate as a discrete or linear device 5 beneath the channel 501.

memory device 500 that can operate as a multi-level resis-<br>tive device from a top electrode 506 through one<br>tive device for use in a macro cell as described above with (or both) of the write heads 502\_1, 502\_2 (alternative tive device for use in a macro cell as described above with (or both) of the write heads  $502_1$ ,  $502_2$  (alternatives to respect to FIG. 2 (e.g., the single structure of FIG. 4 can 10 MgO include aluminum oxide (e.g., A respect to FIG. 2 (e.g., the single structure of FIG. 4 can 10 MgO include aluminum oxide (e.g.,  $Al_2O_3$ ) or silicon diox-<br>operate as one of R1 and R2 in FIG. 2). The device 500 ide (SiO<sub>2</sub>)). That is, during a read phas operate as one of R1 and R2 in FIG. 2). The device  $500$  ide ( $SiO<sub>2</sub>$ )). That is, during a read phase, a bias voltage is includes a ferromagnetic or ferrimagnetic (e.g., permalloy, applied across electrode  $505$  and o includes a ferromagnetic or ferrimagnetic (e.g., permalloy, applied across electrode 505 and one or both of write heads alloys of Cobalt (Co), Nickel (Ni), Iron (Fe) including but 502\_1, 502\_2 and the resulting current is alloys of Cobalt (Co), Nickel (Ni), Iron (Fe) including but  $502_1$ ,  $502_2$  and the resulting current is observed to not limited to any such alloys that also include any of Boron determine the device's resistance (the le (B), oxide, Heusler alloys and/or transition metal oxides) 15 current the higher the resistance channel or wire 501 that keeps magnetic domains that are current the lesser the resistance). purposely written into the device 500 (FIG. 5 only labels one Here, the resistance of the current path that travels such domain 510 for ease of drawing but FIG. 5 shows eight through the channel 501 beneath the read head 5

netic elements 502\_1 and 502\_2 that are positioned on depending on the stored state within the channel 501. That opposite ends of the storage channel 501 of the device 500. is, for example, the resistance will be a maximum opposite ends of the storage channel 501 of the device 500. is, for example, the resistance will be a maximum in the first<br>Here, a first element, referred to as the "down" write head state when all domains are in the down Here, a first element, referred to as the "down" write head  $502 \text{ } 1$  has its magnetic moment set in the "down" direction and influences the magnetic moment of the channel  $501$  25 ment with each up direction domath it in the down direction. A second element, referred right hand side of the device. to as the "up" write head 502\_2 has its magnetic moment set<br>in the "up" direction and influences the magnetic moment of<br>the channel 501 beneath it in the up direction. Both of write<br>increases. Rather, the number of differe heads  $502_1$ ,  $502_2$  are composed of magnetic material 30 device can store increases as the length of the channel 501 (e.g., permalloy or any alloy of Ni or Fe or both Ni and Fe) increases. so that their magnetic moments are strong enough to influ-<br>  $\frac{1}{2}$  by contrast, FIGS. 6a and 6b shows physical layout<br>
ence the magnetization direction of the respective regions of details for the storage element for a ence the magnetization direction of the respective regions of the lower channel 501 beneath them.

502\_1, 502\_2 and the corresponding direction of current that laterally arranged R1 and R2 devices while FIG. 6b shows flows through the channel 501 in response sets the specific vertically arranged R1 and R2 devices. In th combination of up and down magnetic domains that are<br>stored in the channel 501. For instance, if the up head  $502_2$  as ferroelectric devices where R2 is approximately three stored in the channel 501. For instance, if the up head  $502_2$  as ferroelectric devices where R2 is approximately three is biased more positively than the down head  $502_1$  such 40 times that of R1 and therefore R2's len that a current flows from the up head 502\_2 to the down head<br>502\_1 through the channel 501, domains whose magnetiza-<br>501 https://www.ill be written into the channel 501 resistive cells, other embodiments may hinge on other tion direction is down will be written into the channel 501 resistive cells, other embodiments may hinge on other<br>from the left hand side of the channel 501 (from the down phenomena such as stored charge, stored magnetic d head 502\_1 side of the device). By contrast, if the down head 45 moment, store electro-static dipole moment, etc. that, with 502\_1 is biased more positively than the up head 502\_2 such corresponding sense and write circuit 502<sub>1</sub> is biased more positively than the up head 502<sub>1</sub> such corresponding sense and write circuitry can be used to that a current flows from the down head 502<sub>1</sub> to the up head effectively store multiple values in a sing 502\_2 through the channel 501, domains whose magnetiza-<br>tion direction is up will be written into the channel 501 from storing many values. For example, in the case of stored the right hand side of the channel  $501$  (from the up head  $50$   $502$   $2$  side of the device).

Thus, according to one embodiment, in a first state, all largely valid domains point in a first direction (e.g., "down"). In a second storage cells. state, all domains but one point in the first direction (e.g., <br>Although embodiments above have stressed the use of<br>one "up" domain is written from the right side of the device 55 first and second storage devices (e.g., a one "up" domain is written from the right side of the device 55 first and second storage devices (e.g., a first storage device after the device has been written into the first state described to implement R1 and a second s just above). In a third state, all domains but two are written R2), other embodiments may include more than two devices<br>in the first direction (e.g., two up domains are written from in order to store a large enough number in the first direction (e.g., two up domains are written from in order to store a large enough number of states to be the right side of the device after the device has been written deemed a macro cell. 60

domain that can be written in a direction opposite to the first<br>direction when the device is in the first state. In the device<br>of FIG. 7 provides an exemplary depiction of a computing<br>of FIG. 5, starting from a first state pointed down, any of one to eight up domains can be entered 65 computer, a desktop computer, a server computer, etc.). As<br>on the right hand side of the device resulting in nine different observed in FIG. 7, the basic compu states that the device can store. Although not depicted in include a central processing unit 701 (which may include,

depending on implementation. A read head 503 separated from the channel 501 by, e.g.,<br>FIG. 4 shows a high level view of a magnetic domain wall a layer of Manganese Oxide (MgO) helps establish the<br>memory device 500 that can determine the device's resistance (the lesser the observed current the higher the resistance, the greater the observed

such domain 510 for ease of drawing but FIG. 5 shows eight through the channel 501 beneath the read head 503 and such domains being kept by the device). ch domains being kept by the device). having stored therein a specific number of up domains and A write head 502 is constructed from two different mag- 20 corresponding number of down domains will be different this maximum resistance, the resistance will drop one increment with each up direction domain that is written from the

the lower channel 501 beneath them. constituent R1 and R2 devices demonstrate increased resis-<br>The bias of a voltage established across the write heads 35 tance with their respective sizes/lengths. FIG. 6a

storing many values. For example, in the case of stored charge, flash cells may be utilized. Here, the above discussion of relative sizes, ratios etc. of different devices is still largely valid for macro cells that do not emphasize resistive

into the first state described just above). <sup>60</sup> Note that the topological diagrams of FIGS. 6a, 6b could The number of states therefore increments with each new easily be extended to include flash cells, e.g., by changing

e.g., a plurality of general purpose processing cores 715\_1 ponents. For example, a machine-readable storage medium through 715 X) and a main memory controller 717 disposed may be used to store drawings of components descr through  $715_X$ ) and a main memory controller  $717$  disposed on a multi-core processor or applications processor, system on a multi-core processor or applications processor, system herein, and/or, of automated socket assembly/manufacturing memory 702, a display 703 (e.g., touchscreen, flat-panel), a processes described herein. local wired point-to-point link (e.g., USB) interface 704, 5 Therefore, elements of the present invention may also be various network I/O functions 705 (such as an Ethernet provided as a machine-readable medium for storing various network I/O functions 705 (such as an Ethernet provided as a machine-readable medium for storing the interface and/or cellular modem subsystem), a wireless local machine-executable instructions. The machine-readabl interface and/or cellular modem subsystem), a wireless local machine-executable instructions. The machine-readable area network (e.g., WiFi) interface 706, a wireless point-to-<br>medium may include, but is not limited to, fl point link (e.g., Bluetooth) interface 707 and a Global optical disks, CD-ROMs, and magneto-optical disks, Positioning System interface 708, various sensors 709\_1 10 FLASH memory, ROMs, RAMs, EPROMs, EEPROMs, through 709\_Y

be an SOC that includes one or more general purpose 15 transferred from a remote computer (e.g., a server) to a processing cores 715 within its CPU 701, one or more requesting computer (e.g., a client) by way of data signa function or peripheral controller 718. The general-purpose tion).<br>processing cores 715 typically execute the operating system 20 In the foregoing specification, the invention has been<br>and application software of the comput graphics processing unit 716 typically executes graphics thereof. It will, however, be evident that various modifica-<br>intensive functions to, e.g., generate graphics information tions and changes may be made thereto withou

system memory 702 to write/read data to/from system accordingly, to be regarded in an illustrative rather than a memory 702. The system memory (or main memory) 702 restrictive sense. may be a multi-tiered memory having a faster, upper layer The invention claimed is:<br>of volatile memory (e.g., DRAM) and a slower, layer of non 1. An apparatus, comprising: of volatile memory (e.g., DRAM) and a slower, layer of non 1. An apparatus, comprising:<br>volatile memory (e.g., NVRAM). As such, a system memory 30 a macro storage cell comprising a first storage device and volatile memory (e.g., NVRAM). As such, a system memory 30 a macro storage cell comprising a first storage device and module having the features described at length above may a second storage device, the first and second s be integrated into the system memory. Likewise, any co-<br>processors devices each able to store more than two states, the processors (e.g., graphics processors) having local memory macro storage cell to store multiple values processors (e.g., graphics processors) having local memory macro storage cell to store multiple values resulting<br>may use a multi-tiered local memory or at least NVRAM in from a combination of the respectively stored states may use a multi-tiered local memory or at least NVRAM in from a combination of the respectively stored states of the local memory. As such, the local memory may be 35 the first and second storage devices, wherein, the firs

interfaces 704-707, the GPS interface 708, the sensors 709, first and second storage devices coupled in series with the camera(s) 710, and the speaker/microphone codec 713, a switch residing between the first and second st 714 all can be viewed as various forms of I/O (input and/or 40 devices, the switch being open during a write so that the output) relative to the overall computing system including, first and second storage devices are inde where appropriate, an integrated peripheral device as well written to, the switch being closed during a read so that (e.g., the one or more cameras 710). Depending on imple- NM different states are readable from the macro mentation, various ones of these I/O components may be eell.<br>
integrated on the applications processor/multi-core proces-45 2. The apparatus of claim 1 wherein the multiple values<br>
sor 750 or may be located off the die or

The computing system also includes non-volatile storage storage component of the state 4. The apparatus of claim 1 wherein one of the first and system. Here, the non-volatile mass storage 720 may be 50 second storage devic system. Here, the non-volatile mass storage 720 may be  $50$  second storage devices demonstrates larger resistance implemented with one or more mass storage modules (e.g., the other of the first and second storage devices.

The computing system may include macro cells as comprises:<br>scribed above for implementing various functions (either an input to receive a value to be written into the macro described above for implementing various functions (either an input to receive in hardware, software or some combination thereof) such as  $55$  storage cell; and, but not limited to an artificial intelligence neural network, write circuitry to write the value as a combination of states machine vision, etc. of the first and second storage devices.

Embodiments of the invention may include various pro-<br>  $\frac{6}{5}$ . The apparatus of claim 5 wherein the value is read from<br>  $\frac{1}{10}$  the macro storage cell as any of the following at an output machine-executable instructions. The instructions can be 60 of the macro storage cell:<br>used to cause a general-purpose or special-purpose proces-<br>sor to perform certain processes. Alternatively, these pro-<br>a current: sor to perform certain processes. Alternatively, these processes may be performed by specific/custom hardware com-<br>ponents that contain hardwired logic circuitry or a magnetic moment. programmable logic circuitry (e.g., FPGA, PLD) for per- 65 7. The apparatus of claim 1 wherein the first and second forming the processes, or by any combination of pro-<br>grammed computer components and custom hardware com-<br>

An applications processor or multi-core processor **750** can may be downloaded as a computer program which may be phone 713 and an audio coder/decoder 714. electronic instructions. For example, the present invention<br>An applications processor or multi-core processor 750 can may be downloaded as a computer program which may be

described with reference to specific exemplary embodiments thereof. It will, however, be evident that various modificathat is presented on the display 703. The memory control function that is presented on the display 703. The memory control function 717 interfaces with the 25 in the appended claims. The specification and drawings are,

the local memory. As such, the local memory may be 35 the first and second storage devices, wherein, the first composed of a module have the features described above. Storage device is to store N different states and the composed of a module have the features described above. storage device is to store N different states and the Each of the touchscreen display 703, the communication escond storage device is to store M different states, the Each of the touchscreen display 703, the communication second storage device is to store M different states, the terfaces 704-707, the GPS interface 708, the sensors 709, first and second storage devices coupled in series

of the applications processor/multi-core processor 750. 3. The apparatus of claim 1 wherein the first and second<br>The computing system also includes non-volatile storage storage devices both store resistive states.

SSDs) having the features described at length above.<br>The other or mass include macro sells as second second storage . So the apparatus of claim 1 wherein the macro cell<br> $\frac{1}{2}$  as second storage . So the macro cells as s

- 
- 

- 
- 

storage devices are arranged laterally with respect to one another.

storage devices are arranged vertically with respect to one  $\frac{5}{2}$  a current, 9. The apparatus of claim 1 wherein the first and second  $\frac{a \text{ voltage}}{2}$ ;

- 
- 
- 
- 
- 
- a second storage device, the first and second storage  $\frac{15}{15}$  writing the value as a combine devices, the switch being open during a write so that the multiple storage devices devices are independently  $\frac{1}{25}$  written to: first and second storage devices are independently  $25$  written to;<br>written to the quite height devices are independently  $25$  reading the value from the macro cell, the reading being NM different states are readable from the macro storage cell.

30

12. The computing system of claim 10 wherein the first the following from a solitage; and second storage devices both store resistive states.  $\frac{a \text{ voltage}}{2}$  voltage;

13. The computing system of claim  $10$  wherein one of the a current; an amount of charge: first and second storage devices demonstrates larger resis-<br>tange than the other of the first and second storage devices  $\frac{35}{2}$  a magnetic moment.

tance than the other of the first and second storage devices.  $\frac{35}{19}$ . The method of claim 18 wherein the more than two real comprises:

- 
- of the first and second storage devices .

 $9 \hspace{3.2cm} 10$ 

8. The apparatus of claim 1 wherein the first and second<br>
15. The computing system of claim 14 wherein the value<br>
15. The computing system of claim 14 wherein the value at an output of the macro storage cell:<br>a voltage;

- 
- 
- 

an amount of charge;<br>
and amount of charge;<br>
and amount of charge;<br>
and a mount of charge;<br>
a magnetic moment.<br> **16.** The computing system of claim 10 wherein the macro<br>
a plurality of processing cores;<br>
a system memory;<br>

a system memory;<br>a memory controller coupled between the plurality of  $10^{10}$  the computing system of claim 10 wherein the macro<br>processing cores and the system memory;<br>a storage cell is a component of an image processor

a network interface; and,<br>
a macro storage cell comprising a first storage device and **18**. A method performed by a macro cell, comprising:<br>
a second storage device the first and second storage<br>
a value to be stored;

- devices each able to store more than two states, the winding the value as a combination of states of multiple<br>macro storage cell to store multiple values resulting<br>from a combination of the respectively stored states of<br>th first and second storage devices coupled in series with each of the neighboring ones of the multiple storage<br>a switch residing between the first and second storage devices is open so that the neighboring ones of the a switch residing between the first and second storage devices is open so that the neighboring ones of the devices the switch being onen during a write so that the multiple storage devices are able to be independently
- written to, the switch being closed during a read so that reading the value from the macro cell, the reading being<br>performed while the respective switch between each of the neighboring ones of the multiple storage devices is closed to effect a combined, series read of the multiple 11. The computing system of claim 10 wherein the closed to effect a combined, series read of the multiple storage devices, the reading comprising sensing any of  $\frac{1}{20}$ multiple values comprise at least 20 values.<br>
<sup>30</sup> storage devices, the reading comprising sensing any of<br>
<sup>30</sup> the following from a single output of the macro cell:
	-
	-
	-

an input to receive a value to be written into the macro<br>and interesting a least 20 different values that are writable into the macro<br>write circuitry to write the value as a combination of states  $\frac{40}{10}$  cell.