

US 20150279808A1

(19) United States (12) Patent Application Publication SHEN et al.

(10) Pub. No.: US 2015/0279808 A1 (43) Pub. Date: Oct. 1, 2015

(54) CHIP PACKAGE AND METHOD FOR FORMING THE SAME

- (71) Applicant: XINTEC INC., Taoyuan City (TW)
- Inventors: Chia-Lun SHEN, Taoyuan City (TW);
 Yi-Ming CHANG, Taoyuan City (TW);
 Tsang-Yu LIU, Zhubei City (TW);
 Yen-Shih HO, Kaohsiung City (TW)
- (21) Appl. No.: 14/673,657
- (22) Filed: Mar. 30, 2015

(30) Foreign Application Priority Data

Mar. 31, 2014	(TW)	 103111918
Mar. 4, 2015	(TW)	 104106789


Publication Classification

(51) Int. Cl.

H01L 23/00	(2006.01)
H01L 21/306	(2006.01)
H01L 21/78	(2006.01)

(57) ABSTRACT

A method for forming a chip package is provided. The method includes providing a first substrate and a second substrate. The first substrate is attached onto the second substrate by an adhesive layer. A first opening is formed to penetrate the first substrate and the adhesive layer and separate the first substrate and the adhesive layer into portions. A chip package formed by the method is also provided.











FIG. 1A





























FIG. 6A







FIG. 6B












FIG. 7

CHIP PACKAGE AND METHOD FOR FORMING THE SAME

CROSS REFERENCE TO RELATED APPLICATIONS

[0001] This application is based on, and claims priority of Taiwan Patent Application No. 103111918, filed on Mar. 31, 2014, and priority of Taiwan Patent Application No. 104106789, filed on Mar. 4, 2015, the entirety of which are incorporated by reference herein.

BACKGROUND OF THE INVENTION

[0002] 1. Field of the Invention

[0003] The invention relates to chip packaging technology, and in particular to a chip package and methods for forming the same.

[0004] 2. Description of the Related Art

[0005] In general, manufacturing processes of chip packages comprise attaching a wafer to a tape and separating the wafer into a plurality of chips by a dicing process. The chips are then separated from the tape for subsequent processing. [0006] However, in conventional manufacturing processes, the cutting edge of the dicing blade can become worn away as a result of multiple dicing processes, such that edge sidewalls of the diced chip, which are adjacent to the tape, may have residue. Residues form protrusions on the edge sidewalls of the chip. During the subsequent processes and when the chip package is used, the edge sidewalls of the chip can become cracked due to these protrusions. Accordingly, the reliability

and quality of the chip package are reduced. [0007] Thus, there exists a need in the art for development

of a chip package and methods for forming the same capable of mitigating or eliminating the aforementioned problems.

BRIEF SUMMARY OF THE INVENTION

[0008] An embodiment of the invention provides a method for forming a chip package comprising providing a first substrate and a second substrate. The first substrate is attached onto the second substrate by an adhesive layer. A plurality of first openings is formed. The first openings penetrate through the first substrate and the adhesive layer, such that the first substrate and the adhesive layer are separated into a plurality of portions.

[0009] An embodiment of the invention provides a chip package comprising a first substrate. The first substrate has a conducting pad therein. An adhesive layer is disposed on the first substrate. A stepped sidewall is located outside of the conducting pad. A first portion of the stepped sidewall is coplanar with a sidewall of the first substrate.

[0010] A detailed description is given in the following embodiments with reference to the accompanying drawings.

BRIEF DESCRIPTION OF THE DRAWINGS

[0011] The present invention can be more fully understood by reading the subsequent detailed description and examples with references made to the accompanying drawings, wherein:

[0012] FIGS. 1A to 1D are cross-sectional views of an exemplary embodiment of a method for forming a chip package according to the invention.

[0013] FIGS. **2** to **4** are cross-sectional views of various exemplary embodiments of a chip package according to the invention.

[0014] FIGS. 5A to 5D are cross-sectional views of another exemplary embodiment of a method for forming a chip package according to the invention.

[0015] FIGS. **6**A to **6**E are cross-sectional views of yet another exemplary embodiment of a method for forming a chip package according to the invention.

[0016] FIG. **7** is a cross-sectional view of another exemplary embodiment of a chip package according to the invention.

DETAILED DESCRIPTION OF THE INVENTION

[0017] The making and using of the embodiments of the present disclosure are discussed in detail below. However, it should be noted that the embodiments provide many applicable inventive concepts that can be embodied in a variety of specific methods. The specific embodiments discussed are merely illustrative of specific methods to make and use the embodiments, and do not limit the scope of the disclosure. The disclosed contents of the present disclosure include all the embodiments derived from claims of the present disclosure by those skilled in the art. In addition, the present disclosure may repeat reference numbers and/or letters in the various embodiments. This repetition is for the purpose of simplicity and clarity, and does not imply any relationship between the different embodiments and/or configurations discussed. Furthermore, when a first layer is referred to as being on or overlying a second layer, the first layer may be in direct contact with the second layer, or spaced apart from the second layer by one or more material layers.

[0018] A chip package according to an embodiment of the present invention may be used to package micro-electromechanical system chips. However, embodiments of the invention are not limited thereto. For example, the chip package of the embodiments of the invention may be implemented to package active or passive elements or electronic components of integrated circuits, such as digital or analog circuits. For example, the chip package may be related to optoelectronic devices, micro-electro-mechanical systems (MEMS), biometric devices, microfluidic systems, and physical sensors measuring changes to physical quantities such as heat, light, capacitance, pressure, and so on. In particular, a wafer-level packaging (WSP) process may optionally be used to package semiconductor chips, such as image-sensor elements, lightemitting diodes (LEDs), solar cells, RF circuits, accelerators, gyroscopes, fingerprint recognition devices, micro actuators, surface acoustic wave devices, pressure sensors, ink printer heads, and so on.

[0019] The above-mentioned wafer-level packaging process mainly means that after the packaging step is accomplished during the wafer stage, the wafer with chips is cut to obtain individual packages. However, in a specific embodiment, separated semiconductor chips may be redistributed on a carrier wafer and then packaged, which may also be referred to as a wafer-level packaging process. In addition, the abovementioned wafer-level packaging process may also be adapted to form a chip package having multi-layer integrated circuit devices by stacking a plurality of wafers having integrated circuits.

[0020] An exemplary embodiment of a method for forming a chip package according to the invention is illustrated with FIGS. 1A to 1D, wherein FIGS. 1A to 1D are cross-sectional views of an exemplary embodiment of a method for forming a chip package according to the invention. **[0021]** Referring to FIG. 1A, a first substrate **100** is provided. In one embodiment, the first substrate **100** may be a silicon substrate or another semiconductor substrate. In another embodiment, the first substrate **100** is a silicon wafer so as to facilitate the wafer-level packaging process. As an example, the first substrate **100** herein is a silicon wafer.

[0022] In the embodiment, the first substrate 100 has a plurality of conducting pads. The conducting pads are correspondingly disposed in each chip region (not shown) of the first substrate 100, and may be adjacent to the upper surface of the first substrate 100. To simplify the diagram, only two conducting pads 120 in one chip region of the first substrate 100 are depicted herein.

[0023] In one embodiment, the conducting pad **120** may be a single conducting layer or comprise multiple conducting layers. Only a single conducting layer is depicted herein as an example.

[0024] In the embodiment, the first substrate 100 may have a sensing device (not shown) located on the upper surface of the first substrate 100. In one embodiment, the sensing device may be electrically connected to the conducting pads 120 through an interconnection structure (not shown). The sensing device may comprise an environment-sensing element (such as a temperature-sensing element, a humidity-sensing element, or a pressure-sensing element), a biometric-sensing element (such as a fingerprint-recognition element), an image-sensing element or another suitable sensing element. [0025] The first substrate 100 is attached onto a second substrate 160 by an adhesive layer 140. In the embodiment, the adhesive layer 140 may comprise a tape, a die-attach film (DAF), or another suitable adhesive material. Furthermore, the thickness of the adhesive layer 140 may be in a range of 5 nm to 20 nm. In the embodiment, the second substrate 160 serves as a temporary carrier substrate/wafer, and may comprise silicon, glass, or another suitable supporting structure. Moreover, the thickness of the second substrate 160 may be greater than 100 nm.

[0026] Referring to FIG. 1B, first openings 200 may be formed by a dicing process. The first openings 200 penetrate through the first substrate 100 and the adhesive layer 140, and separate the first substrate 100 and the adhesive layer 140 into a plurality of portions. For example, the second substrate 160 is used as a support, and the first substrate 100 and the adhesive layer 140 are diced along scribe lines L, which define the chip regions of the first substrate 100, to form the first openings 200. In one embodiment, the first openings 200 extend into the second substrate 160. In another embodiment, the first openings 200 may merely expose the surface of the second substrate 160 without extending into the second substrate 160.

[0027] Referring to FIG. 1C, second openings 220 corresponding to the first openings 200 may be formed by a dicing process. The second openings 220 penetrate through the first substrate 100 and have a bottom located in the adhesive layer 140. In the embodiment, the first opening 200 vertically overlaps the corresponding second opening 220, and the diameter of the second opening 220 is greater than that of the first opening 200. As a result, the first opening 200 in the adhesive layer 140 and the corresponding second opening 220 in the adhesive layer 140 and the corresponding second opening 220 in the adhesive layer 140 form an opening having stepped sidewalls. [0028] In the embodiment of FIG. 1A to 1C, the second opening 220 with a shallow depth is formed after the first opening 200 with a deep depth is formed, such that the first opening 200 is aligned to the second substrate 160 and the

subsequently formed second opening **220** only needs to be aligned to the first opening **200**. Therefore, forming the second opening **220** with a shallow depth after forming the first opening **200** with a deep depth is able to facilitate improving the accuracy of dicing the first substrate **100** and the adhesive layer **140**. In other embodiments, the first opening **200** with a deep depth may be formed after the second opening **220** with a shallow depth is formed. In this case, the subsequently formed first opening **200** needs to be simultaneously aligned to the second substrate **160** and the second opening **220**.

[0029] Referring to FIG. 1D, after the first openings 200 and the second openings 220 are formed, the split portions formed of the first substrate 100 and the adhesive layer 140 are separated from the second substrate 160. Next, the first substrate 100 of the split portion (i.e. the chip) is attached onto a circuit board 300 through the adhesive layer 140 of the split portion. In one embodiment, the adhesive layer 140 is formed of a material that becomes adhesive after being heated. Therefore, after the first substrate 100 is separated from the second substrate 160, the separated first substrate 100 is able to be directly attached onto the circuit board 300 without using adhesive glue. In another embodiment, the first substrate 100 may be separated from the adhesive layer 140, and then the separated first substrate 100 (i.e. the chip) may be attached onto the circuit board 300 with adhesive glue.

[0030] In the embodiment, the circuit board **300** has a plurality of conducting pads **320**, which may be adjacent to the upper surface of the circuit board **300**. In one embodiment, the conducting pads **320** may be a single conducting layer or comprise multiple conducting layers. Only a single conducting layer is depicted herein as an example.

[0031] Next, a patterned redistribution layer (RDL) 340 may be formed on the upper surface of the first substrate 100 by a deposition process (such as a coating process, a physical vapor deposition process, a chemical vapor deposition process, a plating process, an electroless plating process or another suitable process), a lithography process and an etching process to electrically connect the conducting pads 120. The redistribution layer 340 extends along the sidewalls of the first substrate 100 onto the stepped sidewalls of the adhesive layer 140, and further extends to the circuit board 300 to electrically connect to corresponding conducting pads 320 in the circuit board 300. In one embodiment, the redistribution layer 340 may comprise copper, aluminum, gold, platinum, nickel, tin, a combination thereof or another suitable conductive material. In another embodiment, the redistribution layer 340 may comprise a conductive polymer material or a conductive ceramic material (such as indium tin oxide or indium zinc oxide). To simplify the diagram, an insulating layer formed between the upper surface and sidewalls of the first substrate 100 and the redistribution layer 340 for electrical isolation is not shown and described herein.

[0032] In another embodiment, as shown in FIG. 2, the redistribution layer 340 electrically connected to the conducting pads 120 merely extends on the stepped sidewalls of the adhesive layer 140 without extending to the circuit board 300. Subsequently, a wire bonding process is performed to form bonding wires 360 on the redistribution layer 340 on the stepped sidewalls, and the bonding wires 360 extend onto the circuit board 300 so as to electrically connect to the corresponding conducting pads 320 in the circuit board 300.

[0033] In yet another embodiment, as shown in FIG. 3, the conducting pads 120 in the first substrate 100 may be electrically connected to the corresponding conducting pads 320 in

the circuit board **300** through only the bonding wires **360** without the redistribution layer **340**.

[0034] In other embodiments, as shown in FIG. 4, after the steps shown in FIGS. 1A and 1B, the split portions formed of the first substrate 100 and the adhesive layer 140 may be directly separated from the second substrate 160 without forming the second openings 220. The separated first substrate 100 is attached onto the circuit board 300 through the adhesive layer 140. Next, the conducting pads 120 in the first substrate 100 are electrically connected to the corresponding conducting structures (such as bonding wires 360). Alternatively, the conducting pads 120 in the first substrate 100 may be electrically connected to the corresponding conducting pads 320 in the circuit board 300 through suitable adhesives are conducting pads 120 in the first substrate 100 may be electrically connected to the corresponding conducting pads 320 in the circuit board 300 through the redistribution layer 340 (as shown in FIG. 1D).

[0035] Another exemplary embodiment of a method for forming a chip package according to the invention is illustrated with FIGS. **5**A to **5**D, wherein FIGS. **5**A to **5**D are cross-sectional views of another exemplary embodiment of a method for forming a chip package according to the invention, and wherein elements in FIGS. **5**A to **5**D that are the same as those in FIGS. **1**A to **1**D are labeled with the same reference numbers as in FIGS. **1**A to **1**D and are not described again for brevity.

[0036] Referring to FIG. 5A, a first substrate 100 is attached onto a second substrate 160 through an adhesive layer 140 by the same step as shown in FIG. 1A. Next, third openings 240 aligning to the scribe lines L are formed in the first substrate 100 by an etching process (such as a dry etching process). The bottom of the third opening 240 is positioned within the first substrate 100.

[0037] Referring to FIG. 5B, a dicing process is performed to form first openings 200 corresponding to the third openings 240 in a similar step to that shown in FIG. 1B. The first openings 200 penetrate through the first substrate 100 and the adhesive layer 140, and separate the first substrate 100 and the adhesive layer 140 into a plurality of portions.

[0038] In the embodiment, the first opening 200 vertically overlaps the corresponding third opening 240, and the diameter of the third opening 240 is greater than that of the first opening 200. As a result, the first opening 200 in the adhesive layer 140 and the corresponding third opening 240 in the adhesive layer 140 form an opening having stepped sidewalls.

[0039] Referring to FIG. 5C, a dicing process is performed to form second openings **220** corresponding to the first openings **200** and the third openings **240** in a similar step to that shown in FIG. 1C. The second opening **220** penetrates through the first substrate **100** and has a bottom positioned within the adhesive layer **140**.

[0040] In the embodiment, the second opening 220 vertically overlaps the corresponding first opening 200 and third opening 240. The diameter of the second opening 220 is greater than that of the first opening 200 and is less than that of the third opening 240. As a result, the second opening 220 in the first substrate 100 and the corresponding third opening 240 in the first substrate 100 form an opening having stepped sidewalls. The second opening 220 in the adhesive layer 140 and the corresponding first opening 200 in the adhesive layer 140 also form another opening 200 and the corresponding second opening 220 and third opening 240 form an opening having multi-step sidewalls.

[0041] Similarly, in the embodiment of FIG. 5A to 5C, the second opening 220 with a shallow depth is formed after the first opening 200 with a deep depth is formed. In other embodiments, the first opening 200 with a deep depth may be formed after the second opening 220 with a shallow depth is formed.

[0042] Referring to FIG. 5D, after the first openings **200**, the second openings **220** and the third openings **240** are formed, the split portions formed of the first substrate **100** and the adhesive layer **140** are separated from the second substrate **160**. Next, the separated first substrate **100** (i.e. the chip) is directly attached onto a circuit board **300** through the adhesive layer **140** of the split portion. In another embodiment, the first substrate **100** may be separated first substrate **100** may be attached onto the circuit board **300** through additional adhesive glue.

[0043] Next, a wire bonding process is performed to form bonding wires 360 on the conducting pads 120 in the first substrate 100 and extending onto the circuit board 300 so as to electrically connect to the corresponding conducting pads 320 in the circuit board 300.

[0044] In another embodiment, a patterned redistribution layer 340 may be formed on the upper surface of the first substrate 100 by a deposition process, a lithography process and an etching process to electrically connect the conducting pads 120. The redistribution layer 340 extends along the multi-step sidewalls formed of the first substrate 100 and the adhesive layer 140, and further extends to the circuit board 300 to electrically connect to corresponding conducting pads 320 in the circuit board 300. In other embodiments, the redistribution layer 340 electrically connected to the conducting pads 120 merely extends on the multi-step sidewalls formed of the first substrate 100 and the adhesive layer 140 without extending to the circuit board 300. The redistribution layer 340 is then electrically connected to the corresponding conducting pads 320 in the circuit board 300 through the bonding wires 360.

[0045] Yet another exemplary embodiment of a method for forming a chip package according to the invention is illustrated with FIG. 6A to 6E, wherein FIG. 6A to 6E are cross-sectional views of yet another exemplary embodiment of a method for forming a chip package according to the invention, and wherein elements in FIG. 6A to 6E that are the same as those in FIGS. 1A to 1D and 5A to 5D are labeled with the same reference numbers as in FIGS. 1A to 1D and 5A to 5D and are not described again for brevity.

[0046] Referring to FIG. **6**A, a first substrate **100** is attached onto a second substrate **160** through an adhesive layer **140** by the same step as shown in FIG. **1A**. In the embodiment, the second substrate **160** comprises glass, aluminum nitride, sapphire, or another suitable substrate material. In one embodiment, the second substrate **160** may optionally serve as a temporary carrier substrate/wafer.

[0047] Referring to FIG. 6B, a cutting wheel or another suitable notching tool may be used along scribe lines L that define the chip regions to form a plurality of notches 180 on a surface of the second substrate 160, which faces away from the adhesive layer 140 and the first substrate 100. In other words, the notch 180 surrounds the chip region along the scribe lines L as viewed from a top-view perspective. As a result, the second substrate 160 previously comprises cracks corresponding to the scribe lines L, thereby facilitating the subsequent separation of the second substrate 160. In other

embodiments, the notches 180 may be formed in the second substrate 160 by using a laser cutting tool.

[0048] Referring to FIG. 6C, first openings 200 may be formed by a dicing process. The first openings 200 penetrate through the first substrate 100 and the adhesive layer 140, thereby separating the first substrate 100 and the adhesive layer 140 into a plurality of portions corresponding to the chip regions. For example, a dicing tape (not shown) may be provided under the surface of the second substrate 160 where the notches 180 are formed. The first substrate 100 and the adhesive layer 140 are then diced along the scribe lines L by a dicing blade so as to form first openings 200. Namely, the first opening 200 surrounds the chip region along the scribe lines L as viewed from a top-view perspective. In other embodiments, the first openings 200 may be formed by laser cutting technology.

[0049] In the embodiment, the first opening 200 is aligned to the notch 180 and is spaced apart from the notch 180 by a vertical distance without communicating with the notch 180. In the embodiment, the depth of the notch 180 is much less than the thickness of the second substrate 160, and the depth of the first opening 200 is at least equal to or greater than the thickness of the first substrate 100. In one embodiment, the first opening 200 extends from the adhesive layer 140 into the second substrate 160. In another embodiment, the first opening 200 may merely expose the surface of the second substrate 160 without extending into the second substrate 160. In other embodiments, the first opening 200 may at least penetrate through the first substrate 100 and optionally extend into the adhesive layer 140.

[0050] Referring to FIGS. **6D** and **6E**, a breaking cut process using pins **210** or another suitable breaking tool is performed to form second openings **220**, thereby separating the second substrate **160** into a plurality of portions corresponding to the chip regions as well. As a result, the diced first substrate **100**, the diced adhesive layer **140**, and the diced second substrate **160** constitute a chip **260**.

[0051] For example, second openings 220 are formed in the first substrate 100 by downwardly pressing the pins 210 from the top of the first openings 200, as shown in FIG. 6D. The pins 210 are further downwardly pressed along the first openings 200 until the second openings 220 communicate with the notches 180 in the second substrate 160, as shown in FIG. 6E. Specifically, the formed second opening 220 comprises an upper portion 220a and a lower portion 220b. The diameter of the upper portion 220a is greater than that of the lower portion 220b, such that the second opening 220 has stepped sidewalls. The upper portion 220a with a larger diameter penetrates through the first substrate 100 and the adhesive layer 140, and extends into the second substrate 160. The lower portion 220b with a smaller diameter adjoins the upper portion 220a and communicates the upper portion 220a with the notch 180. Therefore, both the diced first substrate 100 and the diced adhesive layer 140 have straight sidewalls, while the diced second substrate 160 has stepped sidewalls. In other words, the size of the upper portion of the second substrate 160 is equal to that of the first substrate 100 and the adhesive layer 140, and the size of the lower portion of the second substrate 160 is greater than that of the first substrate 100 and the adhesive layer 140. Accordingly, the chip 260 has a T-shaped cross-section.

[0052] In the embodiment, the top of the second opening 220 (such as the upper portion 220a) has a greater diameter than that of the first opening 200, as shown in FIG. 6D. In one

embodiment, the lower portion 220*b* of the second opening 220 has a smaller diameter than that of the notch 180, such that the sidewalls of the diced second substrate 160 may be chipped due to the notch 180, as shown in FIG. 6E. In another embodiment, the second opening 220 vertically overlaps the notch 180, and the lower portion 220*b* of the second opening 220 has a diameter equal to that of the notch 180, such that the sidewalls of the diced second substrate 160 are not chipped. In other embodiments, the lower portion 220*b* of the second opening 220 has a greater diameter than that of the notch 180 and completely penetrates through the notch 180, such that the sidewalls of the diced second substrate 160 may not be chipped, as shown in FIG. 7.

[0053] Next, the chip 260 is separated from the aforementioned dicing tape. Thereafter, similar to the embodiment of FIG. 2, the chip 260 may be bonded onto a circuit board 300. Conducting pads 120 in the chip 260 may be electrically connected to corresponding conducting pads 320 in the circuit board 300 through a redistribution layer 340 and bonding wires 360, as shown in FIG. 7. The redistribution layer 340 is formed on the stepped sidewall of the second opening 220, and is located on the upper portion 220*a* without extending to the lower portion 220*b*. In other embodiments, the embodiments of FIG. 1D or FIG. 3 may be implemented, and thus the conducting pads 120 in the chip 260 may be electrically connected to the circuit board 300 through only one of the redistribution layer 340 and the bonding wire 360.

[0054] In one embodiment, the chip 260 bonded to the circuit board 300 is formed of the first substrate 100, the adhesive layer 140 and the second substrate 160, as shown in FIG. 7. However, in other embodiments, the chip 260 bonded to the circuit board 300 may be formed of only the first substrate 100 and adhesive layer 140 or only the first substrate 100, depending on design requirements. In those cases, the chip 260 has straight sidewalls and does not comprise a stepped sidewall.

[0055] It should be realized that the size, contour, and positioning of various openings and notches shown in the figures are illustrated as an example and that they are not limited thereto. The actual size, contour, and positioning of these openings and notches are determined by design requirements.

[0056] In the conventional wafer dicing process, the edge sidewalls of the diced chip can easily develop protrusions as a result of the worn dicing blade, and thus the edge sidewalls of the chip can become cracked. According to the aforementioned embodiments, the first substrate **100** is attached onto the second substrate **160** providing support through the adhesive layer **140**, and the first openings **200** are formed by a dicing process to penetrate through the first substrate **100** and the adhesive layer **140**. Therefore, the diced first substrate **100** can have straight sidewalls to prevent the edge sidewalls of the chip from having protrusions and becoming cracked. Accordingly, the reliability of the chip package is improved.

[0057] Referring to FIG. 1D, a cross-sectional view of an exemplary embodiment of a chip package according to the invention is illustrated. In the embodiment, the chip package comprises a first substrate **100** and an adhesive layer **140**. In one embodiment, the first substrate **100** may be a silicon substrate or another semiconductor substrate.

[0058] In the embodiment, the first substrate 100 has a plurality of conducting pads 120 therein, which may be adjacent to the upper surface of the first substrate 100. In one embodiment, the conducting pad 120 may be a single con-

ducting layer or comprise multiple conducting layers. Only a single conducting layer is depicted herein as an example.

[0059] In the embodiment, the first substrate **100** may have a sensing device (not shown) disposed on the upper surface of the first substrate **100**. In one embodiment, the sensing device may be electrically connected to the conducting pads **120** through an interconnection structure (not shown). The sensing device may comprise an environment-sensing element (such as a temperature-sensing element, a humidity-sensing element, or a pressure-sensing element), a biometric-sensing element (such as a fingerprint-recognition element), an image-sensing element or another suitable sensing element.

[0060] The adhesive layer 140 is disposed on the first substrate 100 and has stepped sidewalls. The stepped sidewalls are located outside of the conducting pads 120. A first portion of the stepped sidewall is coplanar with the sidewall of the first substrate 100. A second portion of the stepped sidewall protrudes from the sidewall of the first substrate 100. In the embodiment, the first substrate 100 has straight sidewalls, while the adhesive layer 140 has stepped sidewalls. In other words, the size of the upper portion of the adhesive layer 140 is equal to that of the first substrate 100, and the size of the lower portion of the adhesive layer 140 is greater than that of the first substrate 100. Accordingly, the first substrate 100 and the adhesive layer 140 form a T-shaped cross-section. In the embodiment, the adhesive layer 140 may comprise a tape, a die-attach film, or another suitable adhesive material. Furthermore, the thickness of the adhesive layer 140 may be in a range of 5 μ m to 20 μ m.

[0061] In the embodiment, the chip package further comprises a circuit board 300 and a redistribution layer 340. The circuit board 300 is attached to the first substrate 100 through the adhesive layer 140. The redistribution layer 340 is disposed on the first substrate 100 and is electrically connected to the conducting pads 120 within the first substrate 100. The redistribution layer 340 extends onto the circuit board 300 along the sidewall of the first substrate 100 and the stepped sidewall of the adhesive layer 140 to electrically connect to the corresponding conducting pads 320 in the circuit board 300. In one embodiment, the redistribution layer 340 may comprise copper, aluminum, gold, platinum, nickel, tin, a combination thereof or another suitable conductive material. In another embodiment, the redistribution layer 340 may comprise a conductive polymer material or a conductive ceramic material (such as indium tin oxide or indium zinc oxide).

[0062] Referring to FIGS. 2 to 4 and 5D, cross-sectional views of various exemplary embodiments of a chip package according to the invention are illustrated, wherein elements in FIGS. 2 to 4 and 5D that are the same as those in FIG. 1D are labeled with the same reference numbers as in FIG. 1D, and are not described again for brevity. The chip package structures shown in FIGS. 2 and 3 are similar to that shown in FIG. 1D. The difference between the chip package structures shown in FIGS. 2 and 1D is that the redistribution layer 340 shown in FIG. 2 only extends onto the stepped sidewall of the adhesive layer 140. The redistribution layer 340 is electrically connected to the corresponding conducting pads 320 through the bonding wires 360 which is disposed on the stepped sidewall and extends onto the circuit board 300. Furthermore, the difference between the chip package structures shown in FIGS. 3 and 1D is that the chip package structure shown in FIG. 3 comprises the bonding wires 360, rather than the redistribution layer 340 shown in FIG. 1D, so as to electrically connect the conducting pads **120** in the first substrate **100** to the corresponding conducting pads **320** in the circuit board **300**.

[0063] The chip package structure shown in FIG. 4 is similar to that shown in FIG. 3. The difference therebetween is that the adhesive layer 140 shown in FIG. 4 has straight sidewalls, rather than stepped sidewalls. Furthermore, the chip package structure shown in FIG. 5 is similar to that shown in FIG. 3. The difference therebetween is that the first substrate 100 shown in FIG. 5 has stepped sidewalls as well. The stepped sidewalls of the adhesive layer 140 protrude from the stepped sidewalls of the first substrate 100, such that the sidewalls of the first substrate 100 and the adhesive layer 140 form multi-step sidewalls.

[0064] Moreover, referring to FIG. 7, a cross-sectional view of another exemplary embodiment of a chip package according to the invention is illustrated, wherein elements in FIG. 7 that are the same as those in FIGS. 1D, 2 to 4 and 5D are labeled with the same reference numbers as in FIGS. 1D, 2 to 4 and 5D, and are not described again for brevity. The chip package structure shown in FIG. 7 is similar to that shown in FIG. 2. The difference therebetween is that the adhesive layer 140 shown in FIG. 2 has stepped sidewalls, while the adhesive layer 140 shown in FIG. 7 has straight sidewalls. A second substrate 160 is disposed between the adhesive layer 140 and the circuit board 300, as shown in FIG. 7, and the second substrate 160 has stepped sidewalls. Therefore, the redistribution layer 340 extends from the first substrate 100 through the adhesive layer 140 onto the stepped sidewalls of the second substrate 160.

[0065] In the embodiment of FIG. 7, the stepped sidewalls of the second substrate 160 are located outside of the conducting pads 120. A first portion of the stepped sidewall is coplanar with the sidewall of the first substrate 100. A second portion of the stepped sidewall protrudes from the sidewall of the first substrate 100. Moreover, the size of the upper portion of the second substrate 160 is equal to that of the first substrate 100 and the adhesive layer 140, and the size of the lower portion of the second substrate 160 is greater than that of the first substrate 100 and the adhesive layer 140. Accordingly, the chip 260 has a T-shaped cross-section.

[0066] In the aforementioned embodiments, since the adhesive layer 140 or the first substrate 100 has a stepped sidewall, the redistribution layer 340 formed on the first substrate 100 can extend onto the stepped sidewall and the bonding wire 360 only extends from the stepped sidewall onto the circuit board 300. Therefore, the overall height of the bonding wire 360 is reduced, thereby reducing the size of the chip package.

[0067] While the invention has been described by way of example and in terms of the preferred embodiments, it is to be understood that the invention is not limited to the disclosed embodiments. On the contrary, it is intended to cover various modifications and similar arrangements (as would be apparent to those skilled in the art). Therefore, the scope of the appended claims should be accorded the broadest interpretation so as to encompass all such modifications and similar arrangements.

What is claimed is:

- 1. A method for forming a chip package, comprising:
- providing a first substrate and a second substrate;
- attaching the first substrate onto the second substrate by an adhesive layer; and

forming a plurality of first openings, wherein the plurality of first openings penetrates through the first substrate and the adhesive layer, such that the first substrate and the adhesive layer are separated into a plurality of portions

2. The method as claimed in claim 1, wherein the adhesive layer comprises a tape or a die-attach film.

3. The method as claimed in claim **1**, wherein the step of forming the plurality of first openings comprises performing a dicing process.

4. The method as claimed in claim 1, further comprising separating the plurality of portions of the first substrate and the adhesive layer from the second substrate after the plurality of first openings is formed.

5. The method as claimed in claim **1**, further comprising forming a plurality of second openings before or after the plurality of first openings is formed, wherein the plurality of second openings corresponds to the plurality of first openings and penetrates through the first substrate, and wherein bottoms of the plurality of second openings are located in the adhesive layer.

6. The method as claimed in claim **5**, wherein the plurality of first openings in the adhesive layer and the plurality of second openings in the adhesive layer form a plurality of openings having a stepped sidewall.

7. The method as claimed in claim 5, wherein the step of forming the plurality of second openings comprises performing a dicing process.

8. The method as claimed in claim 5, further comprising forming a plurality of third openings in the first substrate before the plurality of first openings is formed, wherein the plurality of third openings corresponds to the plurality of first openings and bottoms of the plurality of third openings are located in the first substrate.

9. The method as claimed in claim **8**, wherein the plurality of first openings, the plurality of second openings, and the plurality of third openings form a plurality of openings having a stepped sidewall.

10. The method as claimed in claim 8, wherein the plurality of first openings in the first substrate and the plurality of third openings in the first substrate form a plurality of openings having a multi-step sidewall.

11. The method as claimed in claim 8, wherein the step of forming the plurality of third openings comprises performing an etching process.

12. The method as claimed in claim **1**, further comprising forming a plurality of notches in the second substrate before the plurality of first openings is formed, wherein the plurality of first openings is aligned to the plurality of notches.

13. The method as claimed in claim 12, wherein the plurality of first openings is spaced apart from the plurality of notches by a distance without communicating with the plurality of notches.

14. The method as claimed in claim 12, further comprising forming a plurality of second openings to separate the second substrate after the plurality of first openings is formed, wherein the plurality of second openings extends from the first substrate along the plurality of first openings to penetrate through the adhesive layer and further extends into the second substrate.

15. The method as claimed in claim **14**, wherein the plurality of second openings communicates with the plurality of notches.

16. The method as claimed in claim 14, wherein the second substrate has a stepped sidewall.

17. A chip package, comprising:

a first substrate, wherein the first substrate has a conducting pad therein; and

an adhesive layer disposed on the first substrate,

wherein a stepped sidewall is located outside of the conducting pad, and a first portion of the stepped sidewall is coplanar with a sidewall of the first substrate.

18. The chip package as claimed in claim **17**, wherein the adhesive layer comprises a tape or a die-attach film.

19. The chip package as claimed in claim **17**, wherein a second portion of the stepped sidewall protrudes from the sidewall of the first substrate.

20. The chip package as claimed in claim **19**, wherein the sidewall of the first substrate is stepped.

21. The chip package as claimed in claim **17**, further comprising a circuit board attached onto the first substrate by the adhesive layer.

22. The chip package as claimed in claim 21, further comprising a redistribution layer disposed on the first substrate and electrically connected to the conducting pad, wherein the redistribution layer extends onto the stepped sidewall.

23. The chip package as claimed in claim **22**, wherein the redistribution layer further extends onto the circuit board.

24. The chip package as claimed in claim 22, further comprising a bonding wire disposed on the redistribution layer on the stepped sidewall and extending onto the circuit board.

25. The chip package as claimed in claim **17**, wherein the adhesive layer has the stepped sidewall.

26. The chip package as claimed in claim 17, further comprising a second substrate, wherein the adhesive layer is disposed between the first substrate and the second substrate, and the second substrate has the stepped sidewall.

* * * * *