(12) INTERNATIONAL APPLICATION PUBLISHED UNDER THE PATENT COOPERATION TREATY (PCT)

(19) World Intellectual Property Organization

International Bureau





(10) International Publication Number WO 2017/180291 A1

(43) International Publication Date 19 October 2017 (19.10.2017)

(51) International Patent Classification: H03K 19/00 (2006.01) H03K 19/0185 (2006.01)

(21) International Application Number:

PCT/US2017/023040

(22) International Filing Date:

17 March 2017 (17.03.2017)

(25) Filing Language:

English

(26) Publication Language:

English

(30) Priority Data:

15/098,129

13 April 2016 (13.04,2016)

US

- (71) Applicant: QUALCOMM INCORPORATED [US/US]; Attn: International IP Administration, 5775 Morehouse Drive, San Diego, California 92121-1714 (US).
- (72) Inventors: PETERSON, LuVerne Ray; 5775 Morehouse Drive, San Diego, California 92121 (US). BRYAN, Thomas Clark; 5775 Morehouse Drive, San Diego, California 92121 (US). THILENIUS, Stephen; 5775 Morehouse, San Diego, California 92121 (US).
- (74) Agents: KELTON, Thomas W. et al.; Haynes and Boone, LLP, 2323 Victory Avenue, Suite 700, Dallas, Texas 75219 (US).
- (81) Designated States (unless otherwise indicated, for every kind of national protection available): AE, AG, AL, AM, AO, AT, AU, AZ, BA, BB, BG, BH, BN, BR, BW, BY, BZ, CA, CH, CL, CN, CO, CR, CU, CZ, DE, DJ, DK, DM, DO, DZ, EC, EE, EG, ES, FI, GB, GD, GE, GH, GM, GT,

HN, HR, HU, ID, IL, IN, IR, IS, JP, KE, KG, KH, KN, KP, KR, KW, KZ, LA, LC, LK, LR, LS, LU, LY, MA, MD, ME, MG, MK, MN, MW, MX, MY, MZ, NA, NG, NI, NO, NZ, OM, PA, PE, PG, PH, PL, PT, QA, RO, RS, RU, RW, SA, SC, SD, SE, SG, SK, SL, SM, ST, SV, SY, TH, TJ, TM, TN, TR, TT, TZ, UA, UG, US, UZ, VC, VN, ZA, ZM, ZW.

(84) Designated States (unless otherwise indicated, for every kind of regional protection available): ARIPO (BW, GH, GM, KE, LR, LS, MW, MZ, NA, RW, SD, SL, ST, SZ, TZ, UG, ZM, ZW), Eurasian (AM, AZ, BY, KG, KZ, RU, TJ, TM), European (AL, AT, BE, BG, CH, CY, CZ, DE, DK, EE, ES, FI, FR, GB, GR, HR, HU, IE, IS, IT, LT, LU, LV, MC, MK, MT, NL, NO, PL, PT, RO, RS, SE, SI, SK, SM, TR), OAPI (BF, BJ, CF, CG, CI, CM, GA, GN, GQ, GW, KM, ML, MR, NE, SN, TD, TG).


Declarations under Rule 4.17:

- as to applicant's entitlement to apply for and be granted a patent (Rule 4.17(ii))
- as to the applicant's entitlement to claim the priority of the earlier application (Rule 4.17(iii))

Published:

- with international search report (Art. 21(3))
- before the expiration of the time limit for amending the claims and to be republished in the event of receipt of amendments (Rule 48.2(h))

(54) Title: SYSTEMS AND METHODS TO PROVIDE CHARGE SHARING AT A TRANSMIT BUFFER CIRCUIT



(57) **Abstract**: A circuit (100) includes a data input (data) in communication with a first transistor stack (M0); a first capacitor (C1) having a first capacitance and in communication with a power supply (Vdd) via a first transistor (M0) of the first transistor stack, wherein the first transistor is configured to charge the first capacitor in response to the data input receiving a signal corresponding to a first binary value (data= 0); a data output node (Dout) coupled between the first transistor stack and a transmission line having a second capacitance (C2); and wherein the first capacitor is coupled between the data output node and a second transistor of the first transistor stack, further wherein the second transistor (M1) is configured to discharge the first capacitor to the data output node in response to the data input receiving a signal corresponding to a second binary value (data= 1).



SYSTEMS AND METHODS TO PROVIDE CHARGE SHARING AT A TRANSMIT BUFFER CIRCUIT

CROSS-REFERENCE TO RELATED APPLICATION

[0001] The present application claims priority to and the benefit of U.S. Nonprovisional Application No. 15/098,129, filed April 13, 2016, which is hereby incorporated by reference in its entirety as if fully set forth below in its entirety and for all applicable purposes.

TECHNICAL FIELD

[0002] This application relates to transmit buffer circuits and, more specifically, to transmit buffer circuits including charge sharing.

BACKGROUND

[0003] Some conventional computing systems include multiple chips that communicate to each other over data transmission lines. Focusing on one data line, on one side of the data line there is a transmit data buffer, and on the other side of the data line is a receive data buffer. The transmit data buffer may receive data from a flip-flop and then transmit the data over the transmission line, and the receive data buffer may then capture the data from the transmission line using a comparator and a flip-flop. The transmit data buffers, the receive data buffers, and the data transmission lines spanning from one chip to the other are often referred to as a die-to-die interface.

[0004] Continuing with the example, some transmit data buffers transmit the data at a same voltage swing as its power supply (VDD). For example, if a power supply provides 1.5 V to the transmit data buffer, then the transmit data buffer may output bits using 1.5 V for a binary one and 0 V for a binary zero, thereby using the full 1.5 V swing. Using a larger voltage swing may in some systems provide for a high signal integrity at the die-to-die interface.

[0005] As chips are often deployed in mobile devices, power savings has become a focus of interest. For example, strategies such as power collapsing cores during an idle time and/or gating a clock to idle components are conventional techniques to reduce wasted power in computing chips. Die-to-die interfaces also consume power; therefore it would be desirable to save power at die-to-die interfaces when possible while providing high signal integrity.

SUMMARY

[0006] Various embodiments include systems and methods that save power at die-to-die interfaces by using a capacitive charge sharing. Embodiments include using charge sharing to provide a fixed output charge to the transmission line. When a signal corresponding to a binary zero is received by a transmit data buffer, the transmit data buffer charges a capacitor. When a subsequent signal corresponding to a binary one is received by the transmit data buffer, the transmit data buffer discharges the capacitor onto the transmission line. The transmission line has an associated capacitance that receives some of the charge from the capacitor. The binary one signal on the transmission channel is at a lower voltage than the power supply voltage, thereby conserving some amount of power.

[0007] In one embodiment, a circuit includes a data input in communication with a first transistor stack; a first capacitor having a first capacitance and in communication with a power supply via a first transistor of the first transistor stack, wherein the first transistor is configured to charge the first capacitor in response to the data input receiving a signal corresponding to a first binary value; a data output node coupled between the first transistor stack and a transmission line having a second capacitance; and wherein the first capacitor is coupled between the data output node and a second transistor of the first transistor stack, further wherein the second transistor is

configured to discharge the first capacitor to the data output node in response to the data input receiving a signal corresponding to a second binary value.

[0008] In another embodiment, a method to output a data signal, the method including: receiving a signal corresponding to a binary zero, and in response to the signal corresponding to the binary zero turning on a pulldown transistor for a data output node and turning on a first transistor coupled between a power supply voltage and a capacitor; charging the capacitor to the power supply voltage as the first transistor is on; receiving a signal corresponding to a binary one, and in response to the signal corresponding to the binary one turning off the pulldown transistor and the first transistor and turning on a second transistor coupled between the capacitor and a data output node; and asserting the binary one at the data output node by charge sharing between the capacitor and a capacitance of a data line coupled with the data output node.

[0009] In another embodiment, a data transmitting circuit includes means for coupling a data output node to ground in response to receiving a signal corresponding to a binary zero as a data input; means for charging a first capacitor to a power supply voltage in response to receiving the signal corresponding to the binary zero as the data input; and means for discharging the first capacitor at the data output node to achieve a voltage output high at the data output node in response to receiving a signal corresponding to a binary one as the data input, wherein the voltage output high is higher than ground and lower than the power supply voltage.

[0010] In yet another embodiment, a processing chip includes a plurality of data transmitting circuits, each of the data transmitting circuits in communication with a respective data transmission line, each of the data transmission lines having a respective capacitance; each of the transmitting circuits comprising: a first transistor stack

configured to couple the data output node to ground in response to receiving a signal corresponding to a binary zero as a data input, further configured to charge a first capacitor to a power supply voltage in response to receiving the signal corresponding to the binary zero as the data input, and further configured to discharge the first capacitor at the data output node to a voltage output high that is lower than the power supply voltage in response to receiving a signal corresponding to a binary one as the data input; and a second transistor stack configured to couple the data output node to ground in response to receiving the signal corresponding to the binary zero as the data input, further configured to charge a second capacitor to the power supply voltage in response to receiving the signal corresponding to the binary zero as the data input, and further configured for discharging the second capacitor at the data output node to the voltage output high in response to receiving the signal corresponding to the binary one as the data input; wherein the first transistor stack and second transistor stack are configured to be selected or deselected using respective enable signals.

BRIEF DESCRIPTION OF THE DRAWINGS

[0011] Figure 1 is an illustration of an example data transmit buffer circuit according to one embodiment.

[0012] Figure 2 is an illustration of an example binary one having a bit period and an edge rate that affects a selection of transistors in the circuit of Figure 1, according to one embodiment.

[0013] Figure 3 is a signal diagram of the operation of the circuit of Figure 1, according to one embodiment.

[0014] Figure 4 is an illustration of an example chip having multiple transmit buffer circuits that are independently selectable, adapted according to one embodiment.

[0015] Figure 5 is an illustration of an example die-to-die interface, according to one embodiment.

[0016] Figure 6 is an illustration of a flow diagram of an example method of asserting data at a transmission line using charge sharing, according to one embodiment.

DETAILED DESCRIPTION

[0017] Various embodiments provide for systems and methods to use charge sharing at a transmit buffer circuit. One example embodiments include a stack of transistors between a power rail (VDD) and ground (VSS). A first one of the transistors couples a capacitor to the power rail, and a second one of the transistors couples the capacitor to a data output node. When the buffer circuit receives an input signal corresponding to a binary one, it turns off the first transistor and turns on the second transistor, thereby discharging the capacitor onto the transmission line via the data output node. When the buffer circuit receives an input signal corresponding to a binary zero, it turns on the first transistor and turns off the second transistor, thereby charging the capacitor while the data output node is held at a low voltage.

[0018] The data transmission line includes a capacitance (C2), which in this example is a parasitic capacitance. The capacitance value (C1) of the capacitor of the transmit buffer circuit is selected with Equation 1 in mind, where VOH is a voltage output high value for the data output node, and VOH is less than the full value of VDD:

Equation 1 VOH = Vdd*(C1/C1 + C2).

[0019] Continuing with the example, the transmit buffer circuit includes multiple circuits in parallel having the stack of transistors and capacitor. The circuits are selectable, and their capacitance values are added to C1 when multiple ones of the circuits are selected (e.g., enabled) together. In other words, the value of C1 may be

tuned by selectively turning some of the circuits on or some of the circuits off. In one example, the tuning is performed during manufacture so that the value of C1 can be matched to a value of C2, thereby providing a desired value for VOH even in light of process variation.

[0020] Of course, some die-to-die interfaces according to embodiments may include multiple data channels, and the structure described herein may be implemented at each one of those data channels so that each bit is transferred from chip to chip having a voltage swing set at VOH.

[0021] Some embodiments may further include a diode coupled between the capacitor and the power rail, where a voltage drop across the diode is approximately equal to the difference between VDD and VOH. The diode is configured to charge the capacitor when the data output node is high and charge dissipation has brought the voltage below VOH. Once the voltage drops below VOH, current flows from the power rail to the capacitor, thereby charging the capacitor.

[0022] Various embodiments provide one or more advantages over conventional systems. For example, some embodiments may allow for data transmission at the die-to-die interface to have a voltage swing equal to VOH, which is set to be less than VDD. Reduction of the voltage swing may therefore reduce power use at the die-to-die interface, thereby extending battery life of a device.

[0023] Figure 1 is a simplified diagram illustrating an example transmit buffer circuit 100 in which various embodiments may be implemented. For purposes of the example of Figure 1, the enable signal ("en") stays high, and transistor M2 stays on. When the enable signal is de-asserted, it turns off the transmit buffer circuit 100. Similarly, when the enable signal is high, the transmit buffer circuit 100 stays on during operation. In other words, transistor M2 acts as an enable circuit. A particular bit of a

die-to-die interface may include multiple circuits similar to transmit buffer circuit 100 arranged in parallel and coupled to the same data output node and individually selectable using an enable circuit, as explained in further detail below with respect to Figure 4.

[0024] The input data signal ("data") is a series of high and low voltages, and the circuit of Figure 1 outputs the data at the data output node Dout at a value that swings between ground (Vss in this example) and VOH. The level of VOH depends upon a ratio of the value of capacitor C1 and the capacitance of the data line, which in this example will be referred to as C2. The ratio is given by Equation 1 above.

Therefore, the voltage swing of the output data signal Dout is less than Vdd, thereby saving power. Although not shown in Figure 1, Dout is provided to a data pad which is coupled to the data line.

[0025] Continuing with the example, an input signal corresponding to a binary zero is received as the input data signal. Transistor M3 turns on, thereby pulling Dout to zero. Transistor M0 is on and transistor M1 is off, thereby charging capacitor C1 up to Vdd. In other words, as the circuit of Figure 2 outputs a signal corresponding to a binary zero, it charges the capacitor C1. Further in this example, a signal corresponding to a binary one is subsequently received, thereby turning M0 off, M1 on, and M3 off. This allows capacitor C1 to discharge via M1 to Dout, where it shares charge with the data transmission line capacitance C2. As long as the data transmission line capacitance C2 is non-zero, VOH will be less than Vdd.

[0026] If a signal corresponding to a binary zero value is received subsequently to the binary one, M0 turns on, M1 turns off, and M3 turns on. However, if another signal corresponding to a binary one is received immediately subsequently to the binary one, the transistors should keep their current states of on or off. If there is current

leakage at the data transmission line, then the data line may discharge capacitor C1. In this example, diode 1 is provided to hold Dout at VOH in the event of leakage on the data line. Specifically, diode 1 is selected to have a voltage drop that is approximately equal to the difference between Vdd and VOH so that it turns on if the voltage at the node cap0 drops below VOH. Such feature may allow data transmit buffer 100 to transmit multiple binary one signals in a row without a significant dip in voltage.

[0027] Capacitor C1 in this example is shown as a transistor having its source and drain tied together and coupled to ground. This can be accomplished in some embodiments by building the transistor as an N-type transistor. Of course, capacitor C1 may be implemented in any appropriate manner.

[0028] Furthermore, in some examples, it may be desirable that transistors M0 and M1 are chosen with appropriate sizes. Specifically, it may be desirable that M1 is chosen as a low impedance transistor so that it discharges capacitor C1 relatively quickly, such as in less than a quarter clock period, when it turns on. Therefore, the drive strength of M1 may be chosen based on a desired edge rate for Dout. On the other hand, the drive strength of M0 may be chosen to provide an RC constant to charge capacitor C1 over approximately one-half bit period corresponding to the data low out time. Such constraint also leads to using a larger M0 for a faster clock This allows capacitor C1 to be charged gradually, thereby putting less demand on the power rail. Thus, in some embodiments, M1 may have a drive strength that is greater than the drive strength of M0. Any ratio of drive strength or size of M1 to M0 that satisfies these design concerns may be used in various embodiments. For instance, one example includes M1 having ten times the drive strength of M0 to satisfy the design concerns noted above.

[0029] Figure 2 is an example illustration of a desired edge rate and a bit period, providing a basis for selecting relative drive strengths of transistors M0 and M1. Time t1 illustrates the time for a rising edge of a signal corresponding to a binary one at data output node Dout in Figure 1. Time t2 illustrates the elapsed time for a bit (a bit period). Time t2 is much longer than time t1, thereby illustrating that a drive strength of M1 may be chosen to provide relatively quick discharging of the capacitor C1 to achieve the desired edge rate. However, it may be desirable in some embodiments to charge capacitor C1 over an entire bit period, or even perhaps two bit periods. Accordingly, the drive strength of transistor M0 may be chosen to provide capacitor charging over the time t2 and may therefore have a drive strength lower than that of transistor M1.

[0030] Furthermore, the value of capacitor C1 of Figure 1 may be chosen so that it provides a desired RC constant when transistor M1 is on so as to discharge within the desired edge rate. Also, the value of capacitor C1 may be chosen to provide the desired RC constant when transistor M0 is on so that it charges over a desired period.

[0031] Figure 3 is an illustration of signal levels in the transmission buffer circuit 100 and Figure 1, according to one embodiment. In Figure 3, the X axis represents time, and the y-axis represents voltage levels, with VSS or ground being a low voltage level, VDD being a high voltage level, and VOH being a high voltage level at the data output node Dout. The signal labeled "data" represents the voltage level of an example data signal as it is received into the circuit 100. The signal labeled "Dout" represents the voltage level at the data output node Dout. The signal labeled "cap0" represents the voltage level at the node cap0 in Figure 1.

[0032] Of particular note in Figure 3 is that the signals data and Dout have different voltage swings. For instance, the data signal swings between VDD and VSS. By contrast, the voltage at Dout swings between VOH and VSS. The voltage level at

Dout is slightly delayed from the signal data as it is received into the circuit 100, which is due to delay caused by the logic gates and by time to charge and discharge capacitor C1.

[0033] The signal cap0 swings between VOH and VDD. It illustrates that capacitor C1 is charged when the data signal is low (a binary zero) and discharges when the data signal turns high. For instance, at time A, the data signal is in its falling edge, thereby causing transistor M0 to turn on and transistor M1 to turn off. As a result, the capacitor C1 begins to charge shortly thereafter, and the voltage at node cap0 rises. At time A the voltage at Dout is VOH, and the voltage Dout begins to fall as transistor M3 turns on.

[0034] At time B, the data signal is in its rising edge, thereby turning M1 on and turning M0 off. Also, transistor M3 is turned off. As a result, the capacitor C1 is discharged, as illustrated by the reduction in voltage at node cap0 and the increase in voltage at node Dout. The waveform of Figure 3 is shown as a very short portion of an alternating waveform. However, in various embodiments, the waveform of Figure 3 would repeat with various patterns of binary one signals and binary zero signals, which may include multiple binary zero signals in a row and or multiple binary one signals in a row.

[0035] Figure 4 provides an example of how the transmit buffer circuit 100 of Figure 1 may be applied to transmit a data signal from one chip 450 to another chip 460. Chip 450 is coupled to chip 460 using transmission line 403. Transmission line 403 includes parasitic capacitance C2, where C2 is the same as the parasitic capacitance mentioned above with respect to Equation 1. Transmission line 403 is in electrical communication with the data pad 402 at Chip 450 and with data pad 412 at Chip 460.

[0036] The system of Figure 4 provides multiple transmit buffer circuits 100 in order to provide a tunable value for C1. Therefore in this example there are two of the transmit buffer circuits of Figure 1, labeled 100a and 100b coupled in parallel to data pad 402. In this example, the total value of C1 in Equation 1 is the sum of the values for capacitors C1 in the individual transmit buffer circuits 100a and 100b. Each of the individual transmit buffer circuits 100a and 100b receives the input data signal (data).

[0037] Two transmit buffer circuits 100 are shown in this example for ease of illustration, and it is understood that various embodiments may include any appropriate number of circuits 100 in order to provide a range of tunability for the total value of C1. Register 401 includes a string of bits, and the outputs of register 401 go to the enable signals (en) of the transmit buffer circuits 100, thereby allowing either of the circuits 100a and 100b to be turned on or off independently according to a respective bit at register 401. Therefore, a total value for C1 may be chosen to provide a ratio of C1 and C2 and an appropriate level for VOH. This may be done during manufacture, during testing, or at some other time. Also, since the voltage drop across diode 1 (Figure 1) equals approximately VDD - VOH, various embodiments may provide for multiple selectable diodes as well to match a diode with inappropriate voltage drop.

[0038] In one example, a calibration process is performed during manufacture of a package including both chip 450 and chip 460. The calibration process includes holding the value of the data signal high while selecting ones of the circuits 100 and measuring the voltage level at Dout. The process may start off by selecting one of the circuits 100 and leaving the other turned off and measuring the voltage level at Dout. This is followed by selecting two of the circuits 100 and measuring the voltage level at Dout.

[0039] In some examples, there may be eight or more circuits 100 that are independently selectable. Accordingly, the calibration process may include iteratively selecting an increasing number of the circuits 100 and measuring respective values for the voltage level at Dout. The observed levels at Dout may be compared to a desired level for Dout, and a number of selectable circuits 100 corresponding to the desired level for Dout is then programmed into register 401. In some instances, calibration may be performed by an external computer (not shown).

[0040] Once register 401 is programmed, its bits are provided respectively to circuits 100. Chip 450 therefore applies an appropriate number of circuits 100 as it operates. The calibration process in this example may provide compensation for process variation of the various circuit components and the transmission line 403. Other embodiments may include performing calibration during operation of chip 450, thereby compensating for voltage and temperature variation as well. Additionally, various embodiments may allow a selection of a number of circuits 100 to change the value of VOH.

[0041] Figure 5 is an illustration of an example die-to-die interface, according to one embodiment. Chips 550 and 560 are electrically coupled to each other by transmission lines 523. Each transmission line corresponds to a bit of data that is transmitted from chip 550 to chip 560.

[0042] Chip 550 includes transmitting circuits 502-508. Taking transmitting circuit 502 as an example, it includes multiple transmit data buffers, such as transmit data buffers 100. For example, as in the embodiment of Figure 4, transmitting circuit 502 may include two, eight, or any other appropriate number of parallel transmit data buffers 100 so as to provide an appropriate level for VOH. Transmitting circuits 504-508 are similar to transmitting circuit 502 in this regard.

[0043] Accordingly, in the example of Figure 5, each bit of data is associated with a respective transmitting circuit 502-508 that is adjustable as to a number of buffer circuits 100 each having a capacitor. Chip 560 includes receiving circuits 512-518, which capture the bits as they are transmitted across the die-to-die interface.

[0044] The example of Figure 5 shows the number of bits being four. However, the scope of embodiments is not limited to four bits, as any appropriate number of bits and transmit circuits may be used. Furthermore, while the example of Figure 5 focuses on unidirectional transmission, other embodiments may include sending data from chip 560 to chip 550 and using appropriate transmitting circuits on chip 560 to do so.

[0045] Various embodiments may provide one or more advantages over conventional techniques. For instance, various conventional techniques transmit data bits over the die-to-die interface using a large voltage swing, such as a full value of VDD. However, the embodiments described above use capacitive charge sharing to provide a voltage swing equal to VOH, which is smaller than VDD, thereby using less power in the die-to-die interface. Also, the embodiments described above with respect to Figures 4 and 5 may allow for compensating for process, temperature, and voltage variation as well as allowing for dynamically changing the value of VOH.

[0046] A flow diagram of an example method 600 of outputting data on a dieto-die interface is illustrated in Figure 6. In one example, method 600 is performed by the transmit buffer circuit 100 of Figure 1. Method 600 may be performed during normal operation of a chip that is transmitting data across the transmission line to another chip.

[0047] At action 610, the transmit buffer circuit 100 receives a signal corresponding to a binary zero as a data input. The received signal corresponding to a binary zero turns on a pulldown transistor (e.g., transistor M3) for a data output node.

The received signal corresponding to a binary zero also turns on a first transistor (e.g., transistor M0) in communication with the power supply voltage and a capacitor. As a result, the data output node goes to a low voltage, such as VSS or ground. Accordingly, the transmit buffer circuit outputs a signal corresponding to a binary zero onto the transmission line.

[0048] At action 620, the circuit charges the capacitor to the power supply voltage as the first transistor is on. For example, in Figure 1, capacitor C1 is charged up to the power supply voltage VDD when transistor M0 is on. The value of the data input signal turns the first transistor on and off, thereby charging the capacitor C1 when the first transistor is on and not charging the capacitor C1 when the first transistor is off.

[0049] At action 630, the circuit receives a signal corresponding to a binary one as a data input. In this example, the received signal corresponding to a binary one may be at a high voltage level that is equal to VDD. The received input signal corresponding to a binary one turns off the pulldown transistor, thereby not coupling the data output node to a low voltage. The received input signal corresponding to a binary one also turns off the transistor that charges the capacitor, thereby isolating the data output node from VDD.

[0050] Additionally at action 630, the received input signal corresponding to a binary one turns on a second transistor (e.g., transistor M1 of Figure 1) in communication with the capacitor and the data output node. As a result, the capacitor is in communication with the data output node.

[0051] At action 640, the circuit asserts a binary one at the data output node by charge sharing between the capacitor and a capacitance of the data transmission line that is in communication with the data output node. An example of the data output node is Dout in Figure 1, and an example of a data transmission line includes the transmission

line 403 of Figure 4. An example of a capacitance of the data line is parasitic capacitance, which is illustrated as C2 in Figure 4. As noted above, the ratio of the value of the capacitor to the value of the data line capacitance affects the value of VOH, according to Equation 1 above.

[0052] The scope of embodiments is not limited to the specific method shown in Figure 6. Other embodiments may add, omit, rearrange, or modify one or more actions. For instance, method 600 may be performed multiple times as the chip operates, and not necessarily in an alternating pattern of ones and zeros. For instance, the system may transmit multiple ones in multiple zeros in a row. In instances when the circuit transmits multiple binary one signals in a row, method 600 may further include charging the capacitor via a diode in communication with a power rail should the voltage at the data output node dip below VOH.

[0053] Furthermore, other embodiments may also include selecting a number of data transmit buffers, each having its own capacitor, to achieve a desired VOH. An example is described above with respect to Figure 4. Also, method 600 may be performed at each bit independently.

[0054] As those of some skill in this art will by now appreciate and depending on the particular application at hand, many modifications, substitutions and variations can be made in and to the materials, apparatus, configurations and methods of use of the devices of the present disclosure without departing from the spirit and scope thereof. In light of this, the scope of the present disclosure should not be limited to that of the particular embodiments illustrated and described herein, as they are merely by way of some examples thereof, but rather, should be fully commensurate with that of the claims appended hereafter and their functional equivalents.

CLAIMS

What is claimed is:

1. A circuit comprising:

a data input in communication with a first transistor stack;

a first capacitor having a first capacitance and in communication with a power supply via a first transistor of the first transistor stack, wherein the first transistor is configured to charge the first capacitor in response to the data input receiving a signal corresponding to a first binary value;

a data output node coupled between the first transistor stack and a transmission line having a second capacitance; and

wherein the first capacitor is coupled between the data output node and a second transistor of the first transistor stack, further wherein the second transistor is configured to discharge the first capacitor to the data output node in response to the data input receiving a signal corresponding to a second binary value.

- 2. The circuit of claim 1, wherein the data output node is in communication with ground through a third transistor of the first transistor stack, wherein the third transistor is configured to pull the data output node to ground in response to the data input receiving the signal corresponding to the first binary value.
- 3. The circuit of claim 1, wherein the second transistor has a greater drive strength than the first transistor.
- 4. The circuit of claim 1, wherein the first binary value is a binary zero, and wherein the second binary value as a binary one.

5. The circuit of claim 1, further comprising a diode disposed between the power supply and the first capacitor.

- 6. The circuit of claim 5, wherein a voltage drop of the diode corresponds to a difference between an output high voltage at the data output node and a voltage of the power supply.
- 7. The circuit of claim 1, wherein a voltage output high (VOH) at the data output node is related to a voltage of the power supply (VDD), the first capacitance (C1), and the second capacitance (C2) as follows:

$$VOH = Vdd*(C1/C1 + C2).$$

8. The circuit of claim 7, further comprising a second capacitor coupled with a second transistor stack, the second capacitor configured in parallel with the first capacitor and coupled with the data output node;

wherein the first and second transistor stacks are selectable, and further wherein C1 is equal to the first capacitance plus the capacitance of the second capacitor corresponding to both the first transistor stack and the second transistor stack being selected.

9. The circuit of claim 1, wherein the first transistor and second transistor are coupled with an enable signal.

10. A method to output a data signal, the method comprising:

receiving a signal corresponding to a binary zero, and in response to the signal corresponding to the binary zero turning on a pulldown transistor for a data output node and turning on a first transistor coupled between a power supply voltage and a capacitor;

charging the capacitor to the power supply voltage as the first transistor is on; receiving a signal corresponding to a binary one, and in response to the signal corresponding to the binary one turning off the pulldown transistor and the first transistor and turning on a second transistor coupled between the capacitor and a data output node; and

asserting the binary one at the data output node by charge sharing between the capacitor and a capacitance of a data line coupled with the data output node.

11. The method of claim 10, wherein asserting the binary one of the data output node comprises:

asserting the binary one at a voltage output high (VOH) that is lower than the power supply voltage.

12. The method of claim 10, wherein VOH at the data output node is related to the power supply voltage (VDD), a capacitance of the first capacitor (C1), and the capacitance of the data line (C2) as follows:

$$VOH = Vdd*(C1/C1 + C2).$$

13. The method of claim 12, further comprising selecting a data transmit buffer having an additional capacitor in parallel with the capacitor and coupled with the data

output node;

wherein C1 is equal to the capacitance of the capacitor plus the capacitance of the additional capacitor.

- 14. The method of claim 10, wherein receiving the binary one comprises: receiving the binary one at the power supply voltage at a data in node.
- 15. The method of claim 10, further charging the capacitor via a diode disposed between the capacitor and a power supply while asserting the binary one at the data output node.
- 16. The method of claim 15, wherein a voltage drop of the diode corresponds to a difference between an output high voltage at the data output node and the power supply voltage.
- 17. The method of claim 10, wherein the second transistor has a greater drive strength than the first transistor.
- 18. A data transmitting circuit comprising:

means for coupling a data output node to ground in response to receiving a signal corresponding to a binary zero as a data input;

means for charging a first capacitor to a power supply voltage in response to receiving the signal corresponding to the binary zero as the data input; and

means for discharging the first capacitor at the data output node to achieve a voltage output high at the data output node in response to receiving a signal

corresponding to a binary one as the data input, wherein the voltage output high is higher than ground and lower than the power supply voltage.

- 19. The data transmitting circuit of claim 18, wherein the means for charging the first capacitor comprises a first transistor, and wherein the means for discharging the first capacitor comprises a second transistor, further wherein the second transistor has a greater drive strength than the first transistor.
- 20. The data transmitting circuit of claim 18, further comprising: a diode disposed between a power rail and the first capacitor.
- 21. The data transmitting circuit of claim 20, wherein a voltage drop of the diode corresponds to a difference between the voltage output high and the power supply voltage.
- 22. The data transmitting circuit of claim 18, wherein the voltage output high (VOH) at the data output node is related to the power supply voltage (VDD), a capacitance of the first capacitor (C1), and the capacitance of the transmission line coupled with the data output node (C2) as follows:

$$VOH = Vdd*(C1/C1 + C2).$$

23. The data transmitting circuit of claim 22, further comprising a second capacitor in parallel with the first capacitor and coupled with the data output node;

wherein the first and second capacitors are selectable, and further wherein C1 is equal to the first capacitance plus the second capacitance.

24. The data transmitting circuit of claim 22, further comprising a second capacitor in parallel with the first capacitor and coupled with the data output node;

wherein the first and second capacitors are selectable by respective enable circuits, and further wherein C1 is equal to the first capacitance plus the second capacitance corresponding to both the first capacitor and the second capacitor being selected:

the data transmitting circuit further comprising: means for selecting either or both of the first capacitor and the second capacitor.

25. A processing chip comprising:

a plurality of data transmitting circuits, each of the data transmitting circuits in communication with a respective data transmission line, each of the data transmission lines having a respective capacitance;

each of the transmitting circuits comprising:

a first transistor stack configured to couple the data output node to ground in response to receiving a signal corresponding to a binary zero as a data input, further configured to charge a first capacitor to a power supply voltage in response to receiving the signal corresponding to the binary zero as the data input, and further configured to discharge the first capacitor at the data output node to a voltage output high that is lower than the power supply voltage in response to receiving a signal corresponding to a binary one as the data input; and

a second transistor stack configured to couple the data output node to ground in response to receiving the signal corresponding to the binary zero as the data input, further configured to charge a second capacitor to the power supply voltage in

response to receiving the signal corresponding to the binary zero as the data input, and further configured for discharging the second capacitor at the data output node to the voltage output high in response to receiving the signal corresponding to the binary one as the data input;

wherein the first transistor stack and second transistor stack are configured to be selected or deselected using respective enable signals.

26. The processing chip of claim 25, wherein the first transistor stack comprises: a first transistor configured to charge the first capacitor to the power supply voltage; and

a second transistor configured to discharge the first capacitor at the data output node, wherein the second transistor has a greater drive strength than the first transistor.


- 27. The processing chip of claim 25, wherein the first capacitor is coupled with a power rail via a diode, wherein a voltage drop across the diode corresponds to a difference between the power supply voltage and the voltage output high.
- 28. The processing chip of claim 25, wherein for each of the transmitting circuits a capacitance sum (C1) is equal to a capacitance of the first capacitor plus a capacitance of the second capacitor corresponding to both the first transistor stack and second transistor stack being selected.
- 29. The processing chip of claim 28, wherein the voltage output high (VOH) at the data output node is related to the power supply voltage (VDD), C1, and a capacitance of

the respective data transmission line (C2) as follows:


$$VOH = Vdd*(C1/C1 + C2).$$

30. The processing chip of claim 25, further comprising a register coupled with the first transistor stack and the second transistor stack and configured to provide the respective enable signals.


1/6




2/6











5/6





-1<u>G</u>.6

INTERNATIONAL SEARCH REPORT

International application No PCT/US2017/023040

A. CLASSIFICATION OF SUBJECT MATTER INV. H03K19/00 H03K19/0185

ADD.

According to International Patent Classification (IPC) or to both national classification and IPC

B. FIELDS SEARCHED

Minimum documentation searched (classification system followed by classification symbols)

H03K H04L

Documentation searched other than minimum documentation to the extent that such documents are included in the fields searched

Electronic data base consulted during the international search (name of data base and, where practicable, search terms used)

EPO-Internal, WPI Data

Category*	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
X 4	US 5 933 028 A (KUSHIYAMA NATSUKI [JP]) 3 August 1999 (1999-08-03) abstract; figures 3,4,9,10,11,12,13,15	1-4,7, 10-14, 17-19, 22,23
`	abstract, frigures 5,4,9,10,11,12,13,13	
X	US 2015/066230 A1 (ULRICH ROGER [CH]) 5 March 2015 (2015-03-05)	1,4,7, 10-12, 14,18,22
۹	abstract; figures 1,3a,4,5	19
4	JP H01 192219 A (MITSUBISHI ELECTRIC CORP) 2 August 1989 (1989-08-02)	1,2,4, 10,14, 18,19
	abstract; figures 1,2	
	7	
	-/	

X Further documents are listed in the continuation of Box C.	X See patent family annex.
"A" document defining the general state of the art which is not considered to be of particular relevance "E" earlier application or patent but published on or after the international filing date "L" document which may throw doubts on priority claim(s) or which is cited to establish the publication date of another citation or other special reason (as specified) "O" document referring to an oral disclosure, use, exhibition or other means "P" document published prior to the international filing date but later than the priority date claimed	"T" later document published after the international filing date or priority date and not in conflict with the application but cited to understand the principle or theory underlying the invention "X" document of particular relevance; the claimed invention cannot be considered novel or cannot be considered to involve an inventive step when the document is taken alone "Y" document of particular relevance; the claimed invention cannot be considered to involve an inventive step when the document is combined with one or more other such documents, such combination being obvious to a person skilled in the art "&" document member of the same patent family
Date of the actual completion of the international search	Date of mailing of the international search report
7 June 2017	24/08/2017
Name and mailing address of the ISA/ European Patent Office, P.B. 5818 Patentlaan 2 NL - 2280 HV Rijswijk Tel. (+31-70) 340-2040, Fax: (+31-70) 340-3016	Authorized officer Mesic, Maté

INTERNATIONAL SEARCH REPORT

International application No
PCT/US2017/023040

C(Continua	tion). DOCUMENTS CONSIDERED TO BE RELEVANT				
Category*	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.			
Α	US 2014/266327 A1 (ANCIS MICHELE [NL] ET 1,2 AL) 18 September 2014 (2014-09-18) 10, abstract; figures 4,9				
A	US 2014/266327 A1 (ANCIS MICHELE [NL] ET AL) 18 September 2014 (2014-09-18) abstract; figures 4,9 US 5 751 651 A (00ISHI TSUKASA [JP]) 12 May 1998 (1998-05-12) abstract; figures 20,21	1,2,4, 10,11,14 1,2,4, 10,11, 14,18,19			

INTERNATIONAL SEARCH REPORT

Information on patent family members

International application No
PCT/US2017/023040

Patent document cited in search report		Publication date		Patent family member(s)		Publication date
US 5933028	A	03-08-1999	JP US	H10145220 5933028		29-05-1998 03-08-1999
US 2015066230	A1	05-03-2015	NONE			
JP H01192219	Α	02-08-1989	NONE			
US 2014266327	A1	18-09-2014	EP US	2779457 2014266327		17-09-2014 18-09-2014
US 5751651	A	12-05-1998	JP JP US US US US	5801576	A A A A B1 A1	02-09-2004 31-05-1996 12-05-1998 01-09-1998 18-07-2000 22-05-2001 15-11-2001 28-03-2002

International application No. PCT/US2017/023040

INTERNATIONAL SEARCH REPORT

Box No. II Observations where certain claims were found unsearchable (Continuation of item 2 of first sheet)
This international search report has not been established in respect of certain claims under Article 17(2)(a) for the following reasons:
1. Claims Nos.: because they relate to subject matter not required to be searched by this Authority, namely:
2. Claims Nos.: because they relate to parts of the international application that do not comply with the prescribed requirements to such an extent that no meaningful international search can be carried out, specifically:
3. Claims Nos.: because they are dependent claims and are not drafted in accordance with the second and third sentences of Rule 6.4(a).
Box No. III Observations where unity of invention is lacking (Continuation of item 3 of first sheet)
This International Searching Authority found multiple inventions in this international application, as follows:
see additional sheet
As all required additional search fees were timely paid by the applicant, this international search report covers all searchable claims.
2. As all searchable claims could be searched without effort justifying an additional fees, this Authority did not invite payment of additional fees.
3. As only some of the required additional search fees were timely paid by the applicant, this international search report covers only those claims for which fees were paid, specifically claims Nos.:
4. No required additional search fees were timely paid by the applicant. Consequently, this international search report is restricted to the invention first mentioned in the claims; it is covered by claims Nos.: 1-24
The additional search fees were accompanied by the applicant's protest and, where applicable, the payment of a protest fee. The additional search fees were accompanied by the applicant's protest but the applicable protest fee was not paid within the time limit specified in the invitation. No protest accompanied the payment of additional search fees.

FURTHER INFORMATION CONTINUED FROM PCT/ISA/ 210

This International Searching Authority found multiple (groups of) inventions in this international application, as follows:

1. claims: 1-24

is directed to a single stage of a transmit data buffer and a corresponding method

2. claims: 25-30

is directed to a chip comprising multiple data transmitting circuits
