

US011354260B2

(54) PRE-PROCESSING OF DATA USING (56) References Cited AUTONOMOUS MEMORY ACCESS AND RELATED SYSTEMS, METHODS, AND DEVICES

- (71) Applicant: Microchip Technology Incorporated,
Chandler, AZ (US)
- (72) Inventor: Jacob Lunn Lassen, Saupstad (NO)
- (73) Assignee: Microchip Technology Incorporated, FOREIGN PATENT DOCUMENTS
Chandler, AZ (US)
- $(*)$ Notice: Subject to any disclaimer, the term of this IP H03-253295 A 11/1991 patent is extended or adjusted under 35 U.S.C. 154(b) by 0 days. COUNTER PUBLICATIONS
-
-

(65) **Prior Publication Data**

* cited by examiner US 2021/0064556 A1 Mar. 4 , 2021

- (60) Provisional application No. 62/893,617, filed on Aug.
29, 2019.
- (51) Int. Cl.
 $G06F$ 13/28 (2006.01)
 $G06F$ 13/16 (2006.01)
- $G06F$ 13/16
(52) U.S. Cl. CPC G06F 13/28 (2013.01); G06F 13/1668

 (2013.01)

(58) Field of Classification Search CPC G06F 13/28 ; G06F 13/1668 See application file for complete search history .

(12) United States Patent (10) Patent No.: US 11,354,260 B2
Lassen (45) Date of Patent: Jun. 7, 2022

(45) Date of Patent:

U.S. PATENT DOCUMENTS

710/22

(21) Appl. No.: 16/947,688 International Search Report from International Application No.
PCT/US2020/070405, dated Nov. 20, 2020, 4 pages. International Written Opinion from International Application No. (22) Filed: **Aug. 12, 2020 Example 3 1.4 and 2018** International Written Opinion from International Aprox 20, 2020, 7 pages.

Primary Examiner — Tammara R Peyton Related U.S. Application Data (74) Attorney, Agent, or Firm - TraskBritt

(57) ABSTRACT

Autonomous memory access (AMA) controllers and related systems, methods, and devices are disclosed. An AMA controller includes waveform circuitry configured to autono mously retrieve waveform data stored in a memory device and pre-process the waveform data without intervention from a processor. The AMA controller is configured to provide the pre-processed waveform data to one or more peripheral devices.

20 Claims, 6 Drawing Sheets

U.S. Patent

Sheet 4 of 6

FIG. 5

FIG. 6

55

119(e) of U.S. Provisional Patent Application Ser. No. ¹⁰ any other property.
62/893,617, filed Aug. 29, 2019, and titled "MCU WITH It will be readily understood that the components of the ence . This application claims the benefit under 35 U.S.C. $\frac{8}{(10 \text{ m})}$ necessarily identical $\frac{9}{(e)}$ of U.S. Provisional Patent Application Ser, No. 10 any other property. BUFFER/DMA WITH HARDWARE SCALING OF DATA embodiments as generally described herein and illustrated in
AND TIMING-CONTROLLED TRANSFERS," the entire the drawing could be arranged and designed in a wide AND TIMING-CONTROLLED TRANSFERS," the entire the drawing could be arranged and designed in a wide
disclosure of which is bereby incorporated berein by refer-variety of different configurations. Thus, the following disclosure of which is hereby incorporated herein by refer-
15 description of various embodiments is not intended to limit

data element. Conventional DMA controllers, however, may the present disclosure in unnecessary detail. Conversely,
still have significant overhead management that a host needs specific implementations shown and described a In many embedded control systems and other computing ings are 1 systems movement of data between peripheral devices and ²⁰ indicated. a host, or between peripheral devices, may amount to a Furthermore, specific implementations shown and significant amount of data traffic on the various busses that described are only examples and should not be construed a significant amount of data traffic on the various busses that described are only examples and should not be construed as may exist in such systems. Direct Memory Access (DMA) the only way to implement the present disclosur may exist in such systems. Direct Memory Access (DMA) the only way to implement the present disclosure unless
controllers may be used to manage these data transfers so specified otherwise herein. Elements, circuits, and fu controllers may be used to manage these data transfers so specified otherwise herein. Elements, circuits, and functions that the host does not need to manage movement of each 25 may be shown in block diagram form in order that the host does not need to manage movement of each ²⁵ may be shown in block diagram form in order not to obscure data element. Conventional DMA controllers, however, may the present disclosure in unnecessary detail. to perform, and DMA controllers are generally most efficient plary only and should not be construed as the only way to with bulk data transfers.

pointing out and distinctly claiming specific embodiments, practiced by numerous other partitioning solutions. For the various features and advantages of embodiments within the 35 most part, details concerning timing consi various features and advantages of embodiments within the 35 most part, details concerning timing considerations and the scope of this disclosure may be more readily ascertained like have been omitted where such details ar

ing a processor, memory, a peripheral device, and an autono- 40 Those of ordinary skill in the art would understand that
mous memory access (AMA) controller;
mous memory access (AMA) controller; FIG. 1 is a block diagram of a computing system includ-

embodiments, may be used to implement various functions, implemented on a
operations, acts, processes, and/or methods disclosed herein. single data signal.

in which are shown, by way of illustration, specific example 60 Integrated Circuit (ASIC), a Field Programmable Gate Array
embodiments in which the present disclosure may be prac-
ticed. These embodiments are described in ticed. These embodiments are described in sufficient detail transistor logic, discrete hardware components, or any comto enable a person of ordinary skill in the art to practice the bination thereof designed to perform the to enable a person of ordinary skill in the art to practice the bination thereof designed to perform the functions described present disclosure. Other embodiments, however, may be herein. A general-purpose processor (may a utilized, and structural, material, and process changes may 65 herein as a host processor or simply a host) may be a
be made without departing from the scope of the disclosure. microprocessor, but in the alternative, the p be made without departing from the scope of the disclosure. microprocessor, but in the alternative, the processor may be The illustrations presented herein are not meant to be actual any conventional processor, controller,

PRE-PROCESSING OF DATA USING views of any particular method, system, device, or structure,
AUTONOMOUS MEMORY ACCESS AND but are merely idealized representations that are employed to
RELATED SYSTEMS, METHODS, AND describe t **RELATED STEMS, AND** describe the embodiments of the present disclosure. The **DEVICES** drawings presented herein are not necessarily drawn to drawings presented herein are not necessarily drawn to
5 scale. Similar structures or components in the various drawscale. Similar structures or components in the various draw-CROSS-REFERENCE TO RELATED ings may retain the same or similar numbering for the APPLICATION convenience of the reader; however, the similarity in numbering does not mean that the structures or components are necessarily identical in size, composition, configuration, or

> the scope of the present disclosure, but is merely represen-BACKGROUND tative of various embodiments. While the various aspects of the embodiments may be presented in drawings, the drawings are not necessarily drawn to scale unless specifically

implement the present disclosure unless specified otherwise herein. Additionally, block definitions and partitioning of logic between various blocks is exemplary of a specific BRIEF DESCRIPTION OF THE DRAWINGS logic between various blocks is exemplary of a specific
implementation. It will be readily apparent to one of ordi-
ille this disclosure concludes with claims particularly hary skill in th While this disclosure concludes with claims particularly nary skill in the art that the present disclosure may be inting out and distinctly claiming specific embodiments. practiced by numerous other partitioning solutions. from the following description when read in conjunction
with a complete understanding of the present disclosure
with the accompanying drawings, in which:
FIG 1 is a block diagram of a computing system includ-
relevant art.

information and signals may be represented using any of a variety of different technologies and techniques. For FIG. 2 is a detailed block diagram of an AMA controller, variety of different technologies and techniques. For example, data, instructions, commands, information, sig-
example, data, instructions, commands, information, si FIG. $\overline{3}$ is a block diagram of a portion of a computing nals, bits, symbols, and chips that may be referenced system (e.g., the computing system of FIG. 1, without 45 throughout this description may be represented by limitation), according to some embodiments; currents, electromagnetic waves, magnetic fields or par-
FIG. 4 is another block diagram of a portion of a com-
puting system (e.g., the computing system of FIG. 1, without Some initation), according to some embodiments; clarity of presentation and description. It will be understood
FIG. 5 is a flowchart illustrating a method of operating an 50 by a person of ordinary skill in the art that the sig AMA controller, according to some embodiments; and
FIG. 6 is a block diagram of circuitry that, in some variety of bit widths and the present disclosure may be FIG. 6 is a block diagram of circuitry that, in some variety of bit widths and the present disclosure may be used to implement various functions. Implemented on any number of data signals including a

operations , and *operations* , processes , processes , and $\frac{1}{2}$. The various illustrative logical blocks, modules, and **original simple the embodiments** disclosed herein may be implemented or performed with a
In the following detailed description, reference is made to general-purpose processor, a special-purpose processor, a In the following detailed description, reference is made to general-purpose processor, a special-purpose processor, a the accompanying drawings, which form a part hereof, and Digital Signal Processor (DSP), an Application any conventional processor, controller, microcontroller, or Integrated Circuit (ASIC), a Field Programmable Gate Array

 \mathcal{L}

combination of computing devices, such as a combination of or periodic signals using a waveform generator such as a
a DSP and a microprocessor, a plurality of microprocessors, pulse width modulator (PWM) or a digital to an a DSP and a microprocessor, a plurality of microprocessors, pulse width modulator (PWM) or a digital to analog con-
one or more microprocessors in conjunction with a DSP verter (DAC), without limitation, to generate a sign one or more microprocessors in conjunction with a DSP verter (DAC), without limitation, to generate a signal having core, or any other such configuration. A general-purpose $\frac{5}{3}$ a specific waveform. A waveform genera core, or any other such configuration. A general-purpose $\frac{1}{2}$ a specific waveform. A waveform generator may be pro-
computer including a processor is considered a special-
vided with waveform data that defines the wa computer including a processor is considered a special-
nurpose computer while the general-nurpose computer is vision of waveform data to the waveform generator may be purpose computer while the general-purpose computer is vision of waveform data to the waveform generator may be configured to execute computing instructions (e.g. software performed by a central processing unit (CPU). In s configured to execute computing instructions (e.g., software performed by a central processing unit (CPU). In some
code without limitation) related to embodiments of the cases, waveforms may be updated very frequently, and code, without limitation) related to embodiments of the cases, waveforms may be updated very frequently, and may present disclosure.

diagram, a structure diagram, or a block diagram. Although controller (MCU) or other system, with-
diagram, a structure diagram, or a block diagram. Although out limitation) such as to perform other tasks or be power a flowchart may describe operational acts as a sequential $\frac{15}{15}$ efficient, without limitation is process, many of these acts may be performed in another $\frac{1}{4}$ direct memory access of process, many of these acts may be performed in another
sequence, in parallel, or substantially concurrently. In addi-
transfer waveform data to a waveform generator and thereby
tion, the order of the acts may be re-arrang correspond to a method, a thread, a function, a procedure, a ever, are limited to transferring data, which may be insuf-
subroutine, a subprogram, etc. Furthermore, the methods ₂₀ ficient for some waveform management tas disclosed herein may be implemented in hardware, software, in addition to transferring waveform data, waveform man-
or both. If implemented in software, the functions may be agement tasks may also involve scaling of the wa or both. If implemented in software, the functions may be agement tasks may also involve scaling of the waveform stored or transmitted as one or more instructions or code on data to control the amplitude of the waveform, s stored or transmitted as one or more instructions or code on data to control the amplitude of the waveform, shaping of computer-readable media. Computer-readable media the waveform, modifying timing of the waveform (e.g., includes both computer storage media and communication 25 frequency and/or phase of the waveform, without limita-
media including any medium that facilitates transfer of a tion), interpolation of the waveform data, and/or

distinguishing between two or more elements or instances of CPU to free up processing bandwidth to perform the wave-
an element. Thus, a reference to first and second elements form management tasks. Waveform data is proces an element. Thus, a reference to first and second elements form management tasks. Waveform data is processed (e.g.,
does not mean that only two elements may be employed 35 multiplication/scaling, without limitation) before

drawing on which the elements are introduced or most fully sumption is minimized, by storing a more compressed
discussed. Thus, for example, element identifiers on a FIG. version of the waveform than what is used to genera 1 will be mostly in the numerical format 1xx and elements actual waveform. In other words, the quality (e.g., smoothon a FIG. 4 will be mostly in the numerical format 4xx. ness, without limitation) of the waveform may be i

to a degree that one of ordinary skill in the art would
using a hardware digital filter such as an averaging filter,
understand that the given parameter, property, or condition
is met with a small degree of variance, such within acceptable manufacturing tolerances. By way of 50 on the CPU and generates a high number of interrupts, and example, depending on the particular parameter, property, or the interrupt frequency increases with the fre example, depending on the particular parameter, property, or the interrupt frequency increases condition that is substantially met, the parameter, property, waveform to be generated. or condition may be at least 90% met, at least 95% met, or As one example of how DMA controllers known to the even at least 99% met. is met with a small degree of variance, such as, for example,

As used herein, the terms "electrically connect" and 55 " electrically connected," refer to both direct electrical con-"electrically connected," refer to both direct electrical con-
netions between elements without intervening elements to a waveform generating peripheral (e.g., a PWM or a nections between elements without intervening elements to a waveform generating peripheral (e.g., a PWM or a and indirect electrical connections between elements with DAC, without limitation). DMA, however, does not have t and indirect electrical connections between elements with DAC, without limitation). DMA, however, does not have the one or more intermediate elements.

Reference throughout this specification to "one embodi- 60 ment," "an embodiment," or similar language means that a ment," "an embodiment," or similar language means that a transfer to the waveform generating peripheral, the CPU will particular feature, structure, or characteristic described in intervene by performing the scaling on the particular feature, structure, or characteristic described in intervene by performing the scaling on the waveform data in connection with the indicated embodiment is included in at advance of DMA transfer, and store the sc connection with the indicated embodiment is included in at advance of DMA transfer, and store the scaled waveform least one embodiment of the present disclosure. Thus, the data to a table in memory (e.g., overwriting the t least one embodiment of the present disclosure. Thus, the data to a table in memory (e.g., overwriting the table phrases "in one embodiment," "in an embodiment," and 65 including the original waveform data or creating a ne similar language throughout this specification may, but do including the scaled waveform data). Otherwise the CPU not necessarily, all refer to the same embodiment. may scale the waveform data and perform the transfer itse

state machine. A processor may also be implemented as a In some systems it may be helpful to generate waveforms combination of computing devices, such as a combination of or periodic signals using a waveform generator such Also, it is noted that the embodiments may be described
in terms of a process that is depicted as a flowchart, a flow
 $\frac{1}{\text{cut}}$ (e.g. a ming scale with update frequency, which affects the
constraints of a system includ

computer program from one place to another.

It should be understood that any reference to an element

It should be understood that any reference to an element

Although these waveform management tasks (e.g., wave-

herein

For ease of following the description, for the most part desirable to interpolate data from a waveform data-table element number indicators begin with the number of the 40 (e.g., buffer, without limitation), so that the me As used herein, the term "substantially" in reference to a 45 through interpolation. Values from the waveform may be given parameter, property, or condition means and includes interpolated to reduce the size of the stored

> inventors of this disclosure move waveform data, waveform ability to perform pre-processing of waveform data. If the waveform is to be scaled (change in amplitude) before may scale the waveform data and perform the transfer itself data corresponding to a waveform may be stored in a table

direct nature of a DMA transfer. Moreover, there may be instead of the DMA. Both approaches (the CPU scaling the One or more embodiments include an autonomous waveform data prior to a DMA transfer, the CPU itself memory access controller with data and time scaling (e.g., scaling the waveform data and performing the transfer) changing of frequency and/or phase, without limitation).
involve intervention from the CPU, which is contrary to the The autonomous memory access controller may reduc instances where the frequency of the waveform is to be (e.g., intelligent power and motor control applications, with-
changed and the DMA may not be canable of performing out limitation), reduce memory consumption for wave changed, and the DMA may not be capable of performing the frequency change.

In addition, a DMA controller is typically controlled by a FIG. 1 is a block diagram of a computing system 100 separate timing mechanism than that of the consumer of the $\frac{10}{10}$ including a processor 108 (e.g., a host separate timing mechanism than that of the consumer of the

data (e.g., the peripheral such as the PWM or DAC, without

limitation), a memory 106 a peripheral device 104,

limitation). This may prevent the DMA controller f corresponding to the waveform data varies with time, a true processors, memory, storage, user interface elements, and value of the waveform at the consumer's sample time would one or more communication elements. be different from that of the provided value corresponding to 25 The processor 108 may be configured for executing a the DMA's time. Accordingly, values for misaligned sample wide variety of operating systems and applicati times between the DMA and the consumer may be inaccu-

computing instructions for carrying out all or portions of

rate. Also, if an input rate of the consumer $(e.g., PWM/$

embodiments of the present disclosure. rate. Also, if an input rate of the consumer (e.g., PWM/ embodiments of the present disclosure.
DAC) of the waveform data is off sync from a sample rate The memory 106 may be used to hold computing instruc-
of the waveform provide a waveform data point for input samples input to the a wide variety of tasks including performing embodiments
consumer, amounting to missing data points. of the present disclosure. By way of example, and not

control a brushless direct current (BLDC) motor. The ampli-
tude and frequency are to be adjusted to a desired speed and 35 Only Memory (ROM), Flash memory, and the like. By way control a brushless direct current (BLDC) motor. The ampli-

peripheral module such as a PWM or DAC. An amplitude of The memory 106 may include other types of memory

correct, that timing can be dynamically changed with a 45 minimum of overhead, and that the size of the buffer/data minimum of overhead, and that the size of the buffer/data access memory (ReRAM), programmable metallization cell
(PMC), conductive-bridging RAM (CBRAM), magneto-

Some embodiments disclosed herein relate to pre-pro-
resistive RAM (MRAM), phase change RAM (PCRAM),
cessing of data to generate a waveform before passing
waveform data to the PWM/DAC. Accordingly, real-time 50 In the illu

form data) stored by an autonomous circular buffer (ACB). system bus, as well as overall microcontroller system con-
More information relating to ACBs is discussed in U.S. Pat. figurations, may be found in U.S. Pat. No. 9, More information relating to ACBs is discussed in U.S. Pat. figurations, may be found in U.S. Pat. No. 9,256,399 entitled
No. 10,346,324, filed Jan. 18, 2018, and titled "DEVICES "BREAKING PROGRAM EXECUTION ON EVENTS," No. 10,346,324, filed Jan. 18, 2018, and titled "DEVICES" "BREAKING PROGRAM EXECUTION ON EVENTS,"
AND METHODS FOR AUTONOMOUS HARDWARE 60 filed on Jun. 27, 2013, the disclosure of which is incorpo-MANAGEMENT OF CIRCULAR BUFFERS," the entire rated herein in its entirety by this reference.
disclosure of which is hereby incorporated herein by refer-
The AMA controller 102 is configured to communicate on ence .

In some embodiments an autonomous memory access system bus 114.
(AMA) controller is disclosed that is configured to scale 65 Of course, a person having ordinary skill in the art will data, interpolate data, adjust frequenc cally, perform other operations, or any combination thereof. be used in other system configurations. For example,

 5 6

tables, and improve smoothness of generated waveforms.
FIG. 1 is a block diagram of a computing system 100

nsumer, amounting to missing data points. of the present disclosure. By way of example, and not As a specific example, a sine wave may be generated to limitation, the memory may include Synchronous Random limitation, the memory may include Synchronous Random torque of the BLDC motor. of non-limiting example, the memory 106 may be config-
Disclosed herein is autonomous, run-time scaling/pre-
processing of data transferred from a buffer/memory to a peripheral device 104.

a waveform may be controlled autonomously without 40 devices, including volatile storage devices or non-volatile
involving the CPU. One or more embodiments may be
integrated into an autonomous memory access controller. The nanometer process memory, graphene memory, Silicon-Oxide-Nitride-Oxide-Silicon (SONOS), resistive random-

performance may be improved, CPU load may be reduced,
and memory 106 on a memory bus 112. Also, the
and memory consumption of waveform generating applica-
tions may be reduced—as compared to existing techniques
known to th

the memory bus 112, the peripheral bus 110, and the event system bus 114.

30

over, this type of system may have a separate bus (e.g., an embodiments may be configured in a computer type system
using an interrupt type system for the event controls. More-
06 and providing the data through the ACB_DATA_READ
over, this type of system may have a separate bus (e. over, this type of system may have a separate bus (e.g., an

Input/Output bus, without limitation) for communication

Internation and peripheral devices of 108 and any peripheral devices (e.g., 5 peripheral devices rather

the 200 , according to some embodiments . AMA controller 200 15 memory 106 . may be used in place of an AMA controller 102 of FIG. 1,
in a computing system 100 when the peripheral 104 is a provides information about available room in the memory waveform generating peripheral. Referring to FIG. 1 and 100, number of bytes stored in the memory 106, and so on.
FIG. 2 together, the AMA controller 200 may be configured A vacancy counter 212 may be included to indicate asynchronous (or synchronous) transfer of data between used. Similarly, a fill counter 214 may be included to software tasks and hardware devices or between two hard-
indicate how many data elements in the memory 106 cursoftware tasks and hardware devices or between two hard-
ware devices of example, two peripherals). With the AMA rently include valid data. controller 200 of the present disclosure, overhead processes The AMA controller 200 may include a control or com-
that might have been handled by the processor 102 of the 25 mand register 202 and an ACB engine 220, which A computing system 100 may be off-loaded by implementing engine 220 may include a command interpreter 222 that may
an AMA controller in hardware that may operate in close be used to control the access type (e.g., peek, write an AMA controller in hardware that may operate in close collaboration with other peripherals, such as communication collaboration with other peripherals, such as communication leading data element, write/read tailing data element, with-
modules, timers, Analog-to-Digital Converters (ADCs) and out limitation).

controller 200 controls the movement of waveform data 116 device. The buffer head register 224, buffer tail register 226, stored in memory 106 (FIG. 1) (or another memory, which buffer start register 228 and buffer size re provide the waveform data 116 to the peripheral device 104, 35 Data movements may occur from the memory 106 to the the processor 108 writes to the memory 106. When the peripheral device 104 autonomously without interventio peripheral device 104 is ready to receive the waveform data other than initialization, from the processor 108. By way of 116, the AMA controller 200 may move the waveform data non-limiting example, waveform data 116 may be 116, the AMA controller 200 may move the waveform data non-limiting example, waveform data 116 may be read from
116 from the memory 106 to the destination (e.g., the memory 106 by the AMA controller 200 and provided to the 116 from the memory 106 to the destination (e.g., the memory 106 by the AMA controller 200 and provided to the peripheral device 104). These transfers from the processor 40 peripheral device 104 via the peripheral bus 110.

coming from the peripheral device 104 to the memory 106 45 form circuitry 414 of FIG. 4. Waveform circuitry 206 is
and from the memory 106 to the processor 108. configured to perform pre-processing operations on wave-

Turning to FIG. 2, in a peripheral 104 to processor 108 form data 116 read from a memory device (e.g., memory 106 data transfer, a peripheral writes to an ACB_DATA_WRITE of FIG. 1, without limitation) by AMA controller 200 data transfer, a peripheral writes to an ACB_DATA_WRITE of FIG. 1, without limitation) by AMA controller 200 before
register 204 over the peripheral bus 110. A write data buffer providing the pre-processed waveform data fr or peripheral 104) AMA controller 200 may use a value in viding pre-processed waveform data to a peripheral device a buffer head register 224 to write the data to the proper 55 that includes a waveform generator (e.g., a p data buffer 216, if present, or directly from the ACB_DATA-

background (i.e., not seen or managed by the processor 108 60 to control operation of a waveform-controlled device (e.g., or peripheral 104), the AMA controller 200 may use a value a brushless direct current (BLDC) motor, location in the memory 106. The data may be placed in a read data buffer 218, if present, or directly in an ACB_DA-

from the ACB_DATA_READ register 208 with the AMA (e.g., the processor 108 of FIG. 1, without limitation).

register 228 and a buffer size register 230 as shown in FIG.

106, number of bytes stored in the memory 106, and so on.

mand register 202 and an ACB engine 220, which ACB

Digital-to-Analog Converters (DACs). 30 The ACB engine 220 may include a peripheral address In embodiments of the present disclosure, the AMA register 232 configured to store an address of a peripheral

908 to the memory 106 and to the peripheral device 104 may AMA controller 200 includes waveform circuitry 206 occur sequentially or may occur in parallel.
arranged between ACB_DATA_READ register 208 and arranged between ACB_DATA_READ register 208 and peripheral bus 110. More detail regarding an example of Of course, transfers may happen in the other direction as peripheral bus 110. More detail regarding an example of well. In other words, the AMA controller 200 may move data waveform circuitry 206 is provided with reference d from the memory 106 to the processor 108.

Turning to FIG. 2, in a peripheral 104 to processor 108 form data 116 read from a memory device (e.g., memory 106

location in memory 106. The data may come from the write modulator (PWM) or a digital to analog converter (DAC), data buffer 216, if present, or directly from the ACB_DATA-
WRITE register 204. The exponsive to received wav WRITE register 204.
In a processor 108 to peripheral 104 data transfer, in the limiting example, a waveform generator may be configured read data buffer 218, if present, or directly in an ACB_DA-
TA_READ register 208.
65 form data 116 stored in memory 106 and pre-process the LALAD register 208.
When the processor 108 begins to read data it reads only waveform data 116 without intervention from a processor

system (e.g., the computing system 100 of FIG. 1, without peripheral bus 408 arranged to provide communication limitation), according to some embodiments. The portion between processor 412 and AMA controller 402 to periph-300 includes AMA controller 200 of FIG. 2, memory device eral device 434.
312 similar to memory 106 of FIG. 1, and peripheral device 10 Peripheral device 434 is configured to operate as a periph-314. A processing unit 302 of AMA controller 200 is in eral to processor 412. Peripheral device 434 includes a communication with memory device 312 and peripheral waveform generator 406. Waveform generator 406 may be device 314 via buses 310. Buses 310 include a memory bus electrically connected (e.g., through input/output pins, with-
(e.g., the memory bus 112 of FIG. 1, without limitation) and out limitation) to a waveform-controlled (e.g., the memory bus 112 of FIG. 1, without limitation) and out limitation) to a waveform-controlled device 430, which a peripheral bus (e.g., the peripheral bus 110 of FIG. 1, 15 may be external to the computing system, without limitation). Peripheral device 314 is configured as a Waveform generator 406 is configured to generate a wave-
waveform generator (e.g., a PWM or a DAC, without form 436 responsive to pre-processed waveform data 44 limitation). Memory device 312 includes waveform data and deliver waveform 436 to waveform controlled device stored thereon for controlling peripheral device 314 to 430. By way of non-limiting example, the waveform gengenerate a waveform. By way of non-limiting example, the 20 erator 406 may include a PWM or a DAC. Waveform 436
waveform data may include a sinewave table, which may may include an electrical signal (e.g., a voltage potent value for a sinewave, a triangle wave, a square wave, a 25 sawtooth wave, or other wave, which may also be sufficient sawtooth wave, or other wave, which may also be sufficient 436 . By way of non-limiting example, waveform-controlled for defining the waveform. As a further non-limiting device 430 may include an electric motor (e.g., for defining the waveform. As a further non-limiting device 430 may include an electric motor (e.g., a brushless example the waveform data may include information indi-
direct current (BLDC) motor, without limitation). cating a type of waveform (e.g., a sinusoidal waveform, a Memory device 404 is configured to store waveform data square waveform, a triangular waveform, a sawtooth wave- 30 416. Waveform data 416 includes sufficient inform square waveform, a triangular waveform, a sawtooth wave- 30 form, without limitation). As another non-limiting example, form, without limitation). As another non-limiting example, enable waveform generator 406 to generate an unmodified the waveform data nay include Fourier series coefficients waveform (not shown) defined by waveform data 41 the waveform data may include Fourier series coefficients waveform (not shown) defined by waveform data 416.
and a fundamental frequency for a Fourier series defining a AMA controller 402 is configured to retrieve waveform waveform. It will be understood by those of ordinary skill in data 416 from memory device 404 independently from the art that any periodic waveform may be constructed as a 35 processor 412 (e.g., the AMA controller 402 may the art that any periodic waveform may be constructed as a 35 sum of sinusoidal waveforms, such as by using a Fourier sum of sinusoidal waveforms, such as by using a Fourier mented in hardware, in contrast to in firmware/software series.

executed by the processor 412, without limitation). By way

AMA controller 200 includes processing unit 302 elec-
trially connected to AMA circuitry 304, which AMA cir-
a memory interface 428 configured to access waveform data
cuitry 304 includes modulation parameter controller 306 cuitry 304 includes modulation parameter controller 306 and 40 416 stored by the memory device 404 independently from
AMA timing controller 308. By way of non-limiting the host processor 412. A timing engine 424 of a wavef example, processing unit 302 is configured to perform circuitry 414 of the AMA controller 402 may be configured
scaling, offsetting, filtering, modulation, interpolation, other to begin the retrieval of the waveform data 4 corresponding to waveform data stored by memory device 45 may be configured to trigger the memory interface 428 to 312. Also by way of non-limiting example, AMA timing generate waveform data request 432 configured to reque controller 308 is configured to initiate AMA transactions, waveform data 416 from memory device 404, and memory
control step size, control interpolation, or any combination interface 428 may be further configured to receiv sinewave table stored by memory device 312, without 50 bus 410 sent in response waveform data request 432. As limitation). An AMA transaction may be a transfer (e.g., to used herein, the term "directly," as used with reference to a peripheral device electrically connected to the busses) of receipt of data (e.g., waveform data 41 processed (e.g., scaled, without limitation) data. When a indicates that the data is received without intervention from
time tick of the AMA timing controller 308 occurs the AMA a processor (e.g., processor 412, without li timing controller 308 may calculate a next value of pre- 55 time of receipt of the data, although the processor may be processed waveform data and transfer the next value to the involved with initializing the AMA controlle processed waveform data and transfer the next value to the involved with initializing the AMA controller (e.g., AMA peripheral device, assuming the peripheral device is ready to controller 402, without limitation) (e.g., l are to be applied to the waveform data. For example, it may 60 clarity, the flow of waveform data request 432 and waveform be desired to only scale the waveform data, or to both scale data 416 is shown as bypassing memo and interpolate the waveform data, or even to scale, offset, understood that the flow is generally through memory bus filter, and interpolate the waveform data. 410 as indicated by the general bidirectional arrows. limitation). An AMA transaction may be a transfer (e.g., to

FIG. 4 is another block diagram of portion 400 of a
computing the AMA controller 402, the processor 412
computing system (e.g., computing system 100 of FIG. 1, 65 configures the AMA controller 400 with information used
wit way of non-limiting example, the computing system may be the processer 412 may provide, to the AMA controller 402,

Examples of pre-processing operations that the waveform an embedded system such as a microcontroller. Portion 400 circuitry 206 may be configured to perform on the waveform includes an AMA controller 402, a memory device 4 circuitry 206 may be configured to perform on the waveform includes an AMA controller 402, a memory device 404, a data 116 include scaling, interpolation, shaping, timing, processor 412, and a peripheral device 434. Portio filtering, other pre-processing operations, or combinations includes memory bus 410 arranged to provide communica-
filtereof. 5 tion between processor 412 and AMA controller 402 to ereof.
FIG. 3 is a block diagram of a portion 300 of a computing memory device 404. The portion 400 further includes a FIG. 3 is a block diagram of a portion 300 of a computing memory device 404. The portion 400 further includes a system (e.g., the computing system 100 of FIG. 1, without peripheral bus 408 arranged to provide communication

> erator 406 may include a PWM or a DAC. Waveform 436 430 is configured to receive waveform 436 from waveform generator 406 and be controlled responsive to waveform

information regarding a location in the memory device 404 enable the memory device 404 to store fewer data points,
where the waveform data 416 may be accessed. The pro-
conserving valuable memory resources, because additio information regarding a data type of the waveform data 416 In some instances, shaping engine 422 is configured to and size of the waveform data 416 to generate pre-preincluding the waveform data 416, without limitation). The processed waveform data 440. In such instances, a shape of processor 412 may also indicate, to the AMA controller 402, waveform 436 corresponding to the pre-process processor 412 may also indicate, to the AMA controller 402, waveform 436 corresponding to the pre-processed wave-
a destination address for the waveform data 416 (e.g., form data 440 is different relative to an unmodified peripheral device 434, without limitation), as well as provide an unmodified waveform corresponding to retrieved wave-
initial scaling and timing/interpolation setting. After initial- 10 form data 416. By way of non-limiti mous memory access, and the processor 412 may thereatter waveform corresponding to waveform data 416 to a square
interact with the AMA controller 402 to reconfigure initial-
ization parameters (e.g., scaling, filtering, ti

form circuitry 206 of FIG. 2, without limitation) configured
to receive retrieved waveform data 416 from memory inter-402 may include waveform circuitry 414 (e.g., the wave-
form data 440 is different relative to an unmodified timing
form circuitry 206 of FIG. 2, without limitation) configured of an unmodified waveform corresponding to re to receive retrieved waveform data 416 from memory inter-
face 428 and autonomously pre-process waveform data 416 timing engine 424 may be configured to change a frequency
independently from processor 412 to generate pre-p 422, timing engine 424, and filtering engine 426. By way of modify received waveform data 416 to generate pre-pro-
non-limiting example, scaling engine 418, interpolation cessed waveform data 440. In such instances, wavefo engine 420, shaping engine 422, and/or filtering engine 426 30 corresponding to the pre-processed waveform data 440 is may be implemented using processing unit 302 of FIG. 3. filtered relative to an unmodified waveform cor Also by way of non-limiting example, timing engine 424 to retrieved waveform data 416. By way of non-limiting may be implemented using AMA timing controller 308 of example, filtering engine 426 may be configured to apply a may be implemented using AMA timing controller 308 of FIG. 3.

generate pre-processed waveform data 440 by modifying filter, a band-gap filter, other filters known in the art, or received waveform data 416. In such instances, an amplitude combinations thereof so as to generate pre-pro received waveform data 416. In such instances, an amplitude combinations thereof so as to generate pre-processed wave-
of a pre-processed waveform (corresponding to the pre-
form data 440. processed waveform data 440) is different from an unmodi-
fied amplitude of the unmodified waveform (corresponding 40 pre-processed waveform data 440 to peripheral device 434
to retrieved waveform data 416). In some embodi waveform data 416 may include electrical signal values AMA controller 402 may include peripheral device interface
(e.g., voltage potential values, without limitation) for points 438 configured to interface with one or more in time, and scaling engine 418 may be configured to devices such as peripheral device 434 through peripheral bus multiply the electrical signal values by a scalar value (e.g., 45 408 . mutiply the electrical signal values by a scalar value (e.g., 45 406.

a number greater than one to increase amplitude of wave-

form 436 relative to the unmodified amplitude, or a number

less than one to decrease the amp

In some instances, interpolation engine 420 is configured 50 memory device independently from a processor. In operato modify received waveform data 416 to generate pre-
to 504 , method 500 includes pre-processing the retr form 436 corresponding to the pre-processed waveform data

440 may be interpolated relative to the unmodified wave-

1n some embodiments, operation 504 includes operation

form corresponding to retrieved waveform data 416. tion, or other interpolation techniques known in the art to form data different from the amplitude of the unmodified interpolate the waveform corresponding to the received waveform. In some embodiments, operation 504 inclu waveform data 416 to generate the pre-processed waveform 60 operation 508, interpolating the unmodified waveform. In data 440. In some instances the interpolation may facilitate some embodiments, operation 504 includes ope conversion of the unmodified waveform from a first fre-
quency to a second frequency of the waveform 436 (e.g., embodiments, operation 504 includes operation 512, modibecause conversion from a lower frequency to a higher fying a timing (e.g., modifying a frequency, modifying a
frequency may require more data points because of a higher 65 phase, without limitation) of the unmodified wave Nyquist sample rate required to reconstruct a higher fre-
quency signal). In some instances the interpolation may filtering the unmodified waveform. of non-limiting examples, interpolation engine 420 may be

AMA controller 402 is configured to pre-process retrieved modify received waveform data 416 to generate pre-pro-
waveform data 416 to generate pre-processed waveform cessed waveform data 440. In such instances, a timing of

G. 3.
In some instances scaling engine 418 is configured to 35 data 416 to a low-pass filter, a high-pass filter, a band-pass

waveform. In some embodiments, operation 504 includes operation 508, interpolating the unmodified waveform. In

pre-processed waveform data to a peripheral device. The tion therefore device is configured to operate as a peripheral of herein.

that functional elements of embodiments disclosed herein volatile data storage (e.g., Flash memory, a hard disc drive,

(e.g., functions, operations, acts, processes, and/or methods) a solid state drive, erasable programm some or all portions of the functional elements disclosed
herein may be performed by hardware specially configured
may the state sites of the storage 604 may be imple-
method in the state of the state of datings.

elements described by the machine executable code 606, 30 **602**") electrically connected to one or more data storage $_{20}$ hardware description language (HDL) such as an IEEE devices (sometimes referred to herein as "storage **604**"). The Standard hardware description language (devices (sometimes referred to herein as "storage 604 "). The Standard hardware description language (HDL) may be storage 604 includes machine executable code 606 stored used. By way of non-limiting examples, Verilog thereon and the hardware circuits 602 include logic circuitry VerilogTM or very large scale integration (VLSI) hardware 608. The machine executable code 606 includes information description language (VHDLTM) may be us describing functional elements that may be implemented by 25 HDL descriptions may be converted into descriptions at (e.g., performed by) the logic circuitry 608. The logic any of numerous other levels of abstraction as (e.g., performed by) the logic circuitry 608. The logic any of numerous other levels of abstraction as desired. As a circuitry 608 is adapted to implement (e.g., perform) the non-limiting example, a high-level description circuitry 608 is adapted to implement (e.g., perform) the non-limiting example, a high-level description can be confunctional elements described by the machine executable verted to a logic-level description such as a regis functional elements described by the machine executable verted to a logic-level description such as a register-transfer code 606. The circuitry 600, when executing the functional language (RTL), a gate-level (GL) descripti elements described by the machine executable code 606, 30 level description, or a mask-level description. As a non-
should be considered as special purpose hardware config-
uriniting example, micro-operations to be perform the machine executable code 606 sequentially, concurrently 35 (e.g., on one or more different hardware platforms), or in one (e.g., on one or more different hardware platforms), or in one converted by a placement and routing tool into a layout-level or more parallel process streams.

When implemented by logic circuitry 608 of the hardware integrated circuit of a programmable logic device, discrete circuits 602, the machine executable code 606 is configured gate or transistor logic, discrete hardware co circuits 602, the machine executable code 606 is configured gate or transistor logic, discrete hardware components, or to adapt the hardware circuits 602 to perform operations of 40 combinations thereof. Accordingly, in so to adapt the hardware circuits 602 to perform operations of 40 combinations thereof. Accordingly, in some embodiments embodiments disclosed herein. For example, the machine the machine executable code 606 may includ executable code 606 may be configured to adapt the hard-
ware circuits 602 to perform at least a portion or a totality
hardware description, or any combination thereof. of the method 500 of FIG. 5. As another example, the In embodiments where the machine executable code 606 machine executable code 606 may be configured to adapt the 45 includes a hardware description (at any level of abstr hardware circuits 602 to perform at least a portion or a
totality of the operations discussed for the ACB engine 220
of FIG. 2, the waveform circuitry 206 of FIG. 2, the AMA
by the machine executable code 606. By way of no of FIG. 2, the waveform circuitry 206 of FIG. 2, the AMA by the machine executable code 606. By way of non-limiting controller 102 of FIG. 1, the AMA controller 200 of FIG. 2 example, the hardware circuits 602 may include AMA controller 402 of FIG. 4, the waveform circuitry 414 logic circuitry 608. Also by way of non-limiting example, of FIG. 4, the scaling engine 418 of FIG. 4, the interpolation the logic circuitry 608 may include hard-wir timing engine 424 of FIG. 4, and/or the filtering engine 426 ing the storage 604) according to the hardware description of of FIG. 4. As a specific, non-limiting example, the machine the machine executable code 606 executable code 606 may be configured to adapt the hard-
Ware circuitry 608 is adapted to perform the func-
ware circuits 602 to autonomously pre-process waveform tional elements described by the machine executable code data independently from a processor and provide the pre- 60 606 when implementing the functional elements of the processed waveform data to a peripheral device operating as machine executable code 606. It is noted that alt processed waveform data to a peripheral device operating as a peripheral to the processor.

application specific integrated circuit (ASIC), a field-pro- 65 hardware description are capable of performing.
grammable gate array (FPGA) or other programmable logic Many of the functional units described in this specifi

In operation 516, method 500 includes providing the components, other programmable device, or any combina-
e-processed waveform data to a peripheral device. The tion thereof designed to perform the functions disclosed

the processor.
In some embodiments the storage 604 includes volatile
It will be appreciated by those of ordinary skill in the art 5 data storage (e.g., random-access memory (RAM)), non-It will be appreciated by those of ordinary skill in the art $\frac{1}{2}$ data storage (e.g., random-access memory (RAM)), non-
at functional elements of embodiments disclosed herein volatile data storage (e.g., Flash memory may be implemented in any suitable hardware. FIG. 6 memory (EPROM), etc.). In some embodiments the hard-
illustrates non-limiting examples of implementations of illustrates non-limiting examples of implementations of
functional elements disclosed herein. In some embodiments,
a system on chip (SOC), etc.). In some embodiments the
system on chip (SOC), etc.). In some embodiments the

herein may be performed by hardware specially configured
for carrying out the functional elements.
FIG. 6 is a block diagram of circuitry 600 that, in some intend into separate devices.
In some embodiments the machine exec

described in a RTL and then converted by a synthesis tool into a GL description, and the GL description may be more parallel process streams. description that corresponds to a physical layout of an When implemented by logic circuitry 608 of the hardware integrated circuit of a programmable logic device, discrete

peripheral to the processor.
The hardware circuits 602 may include a programmable elements, a hardware description indirectly describes func-The hardware circuits 602 may include a programmable elements, a hardware description indirectly describes func-
logic controller (PLC), a digital signal processor (DSP), an ional elements that the hardware elements descri

tions of programming code, in order to more particularly Example 9: A computing system, including: a processor;
emphasize their implementation independence. Modules a peripheral device in communication with the processor v emphasize their implementation independence. Modules a peripheral device in communication with the processor via
may be at least partially implemented in hardware, in one one one or more buses, the peripheral device includ grammable array logic, programmable logic devices, or the 10 like.

ments follows. Not each of the example embodiments listed
below are explicitly and individually indicated as being
combinable with all others of the example embodiments
listed below and embodiments discussed above. It is
i embodiments discussed above unless it would be apparent to retrieved waveform data, an amplitude of a waveform cor-
one of ordinary skill in the art that the embodiments are not responding to the pre-processed waveform dat one of ordinary skill in the art that the embodiments are not responding to the pre-processed waveform data different combinable.

from the amplitude of the unmodified waveform.

including: a memory interface configured to access wave-
form data stored by a memory device independently from a waveform circuitry including an interpolation engine conform data stored by a memory device independently from a waveform circuitry including an interpolation engine con-
processor in communication with the memory device; a figured to interpolate an unmodified waveform correspo peripheral device interface configured to interface with one ing to the retrieved waveform data.

or more peripheral devices, the one or more peripheral 30 Example 12: The computing system according to any one

devices con devices configured to operate as peripherals to the processor; of Examples 9-11, wherein the AMA controller includes and waveform circuitry configured to autonomously pre-
waveform circuitry including a shaping engine conf and waveform circuitry configured to autonomously pre-
process the accessed waveform data independently from the modify a shape of an unmodified waveform corresponding process the accessed waveform data independently from the modify a shape of an unmodified waveform corresponding processor and provide the pre-processed waveform data to the retrieved waveform data. the one or more peripheral devices via the peripheral inter- 35 Example 13: The computing system according to any one
face of Examples 9-12 wherein the AMA controller includes

Example 1, wherein the one or more peripheral devices

include a pulse width modulator.

Example 3: The autonomous memory access controller 40

according to any one of Examples 1 and 2, wherein the one

of Examples 9-13, wherein the AMA controller includes according to any one of Examples 1 and 2, wherein the one of Examples 9-13, wherein the AMA controller includes or more peripheral devices include a digital to analog waveform circuitry including a filtering engine configured to converter.

according to any one of Examples 1-3, wherein the wave- 45 Example 15: The computing system according to any one form circuitry is configured to pre-process the accessed of Examples 9-14, wherein the waveform generator inc form circuitry is configured to pre-process the accessed of Examples 9-14, wherein the waveform generator include waveform data by modifying an amplitude of a waveform a pulse width modulator or a digital to analog convert waveform data by modifying an amplitude of a waveform

according to any one of Examples 1-4, wherein the wave- 50 device configured to receive the waveform from the wave-
form circuitry is configured to pre-process the accessed form generator.

form circuitry is configured to pre-process the accessed 55 Example 18: A method of operating an autonomous waveform data by modifying a frequency of a waveform memory access controller, the method including: retrieving

form circuitry is configured to pre-process the accessed 65 more of: modifying an amplitude of an unmodified wave-
waveform data by modifying timing of a waveform associ-
form corresponding to the retrieved waveform data, waveform data by modifying timing of a waveform associ-
a form corresponding to the retrieved waveform data, and annual time accessed waveform data.

may be at least partially implemented in hardware, in one one or more buses, the peripheral device including a wave-
form or another. For example, a module may be imple-
form generator configured to generate a waveform res mented as a hardware circuit comprising custom $VLSI$ 5 sive to pre-processed waveform data; a memory device in circuits or gate arrays, off-the-shelf semiconductors such as communication with the processor via the one or logic chips, transistors, or other discrete components. A buses, the memory device configured to store waveform
module may also be implemented in programmable hard-
data; and an autonomous memory access (AMA) controller module may also be implemented in programmable hard-
ware devices such as field programmable gate arrays, pro-
in communication with the memory device via the one or ware devices such as field programmable gate arrays, pro-
grammable array logic, programmable logic devices, or the 10 more buses, the AMA controller in communication with the peripheral device via the one or more buses, the AMA controller configured to: retrieve the waveform data from the EXAMPLES memory device independently from the processor; preprocess the retrieved waveform data independently from the A non-exhaustive, non-limiting list of example embodi- 15 processor to generate the pre-processed waveform data; and ments follows. Not each of the example embodiments listed provide the pre-processed waveform data to the

Example 1: An autonomous memory access controller, 25 Example 11: The computing system according to any one including: a memory interface configured to access wave-
of Examples 9 and 10, wherein the AMA controller includes

face. of Examples 9-12, wherein the AMA controller includes Example 2: The autonomous memory access controller of waveform circuitry including a timing engine configured to cample 1, wherein the one or more peripheral devices modify a timing of an unmodified waveform corresponding

nverter.
Example 4: The autonomous memory access controller the retrieved waveform data.

associated with the accessed waveform data. Example 16: The computing system according to any one
Example 5: The autonomous memory access controller of Examples 9-15, further including a waveform-controlled

waveform data by interpolating the accessed waveform data. Example 17: The computing system of Example 16, Example 6: The autonomous memory access controller wherein the waveform-controlled device includes an electric acco

waveform data by modifying a requency or a waveform

Example 7: The autonomous memory access controller, the method including: retrieving

Example 7: The autonomous memory access controller

Example of Examples 1-6, wherei

amplitude of a waveform corresponding to the pre-processed

15

35

waveform data different from the amplitude of the unmodi-
fied waveform; interpolating the unmodified waveform cor-
responding to the retrieved waveform data; modifying a
shape of the unmodified waveform corresponding to t fied waveform corresponding to the retrieved waveform via the one or more buses, the memory device to store data; and filtering the unmodified waveform corresponding waveform data; and data; and filtering the unmodified waveform corresponding to the retrieved waveform data.

fying the timing of the unmodified waveform corresponding 10 more buses, the AMA controller in communication to the retrieved waveform data includes modifying a fre-
with the peripheral device via the one or more buses, quency or a phase of the unmodified waveform. The AMA controller to:

with respect to certain illustrated embodiments, those of form data; and ordinary skill in the art will recognize and appreciate that the provide the pre-processed waveform data to the peripheral present invention is not so limited. Rather, many additions,
deletions, and modifications to the illustrated and described 20 10. The computing system of claim 9, wherein the AMA
embodiments may be made without departing f embodiments may be made without departing from the controller includes waveform circuitry including a scaling scope of the invention as hereinafter claimed along with engine to modify an amplitude of an unmodified waveform scope of the invention as hereinafter claimed along with engine to modify an amplitude of an unmodified waveform
their legal equivalents. In addition, features from one corresponding to the retrieved waveform data, an ampl embodiment may be combined with features from one corresponding to the retrieved waveform data, an amplitude
embodiment may be combined with features of another of a waveform corresponding to the pre-processed wave-
embodi

-
-
-
-
-

3. The autonomous memory access controller of claim 1, form generator comprises a pulse width modulator or a wherein the one or more peripheral devices include a digital 45 digital to analog converter.

wherein the waveform circuitry pre-processes the accessed the waveform generator.
waveform data by modifying an amplitude of a waveform 17. The computing system of claim 16, wherein the

associated with the accessed waveform data.

5. The autonomous memory access controller of claim 1,

18. A method of operating an autonomous memory access

18. A method of operating an autonomous memory access

18. A metho wherein the waveform circuitry pre-processes the accessed controller, the method comprising:
waveform data by interpolating the accessed waveform data. The retrieving waveform data directly from a memory device

6. The autonomous memory access controller of claim 1, independently from a processor;
wherein the waveform circuitry pre-processes the accessed 55 pre-processing the retrieved waveform data indepenwaveform data by modifying a frequency of a waveform dently from the processor to generate pre-processed
associated with the accessed waveform data.
T. The autonomous memory access controller of claim 1, providing the pre-

wherein the waveform circuitry pre-processes the accessed eral device, the peripheral device to operate as a waveform data by modifying a shape of a waveform asso- ω peripheral of the processor. waveform data by modifying a shape of a waveform asso- 60 peripheral of the processor.
ciated with the accessed waveform data. 19. The method of claim 18, wherein pre-processing the

8. The autonomous memory access controller of claim 1, retrieved waveform data comprises one or more of:

herein the waveform circuitry pre-processes the accessed modifying an amplitude of an unmodified waveform wherein the waveform circuitry pre-processes the accessed a modifying an amplitude of an unmodified waveform waveform waveform circuitry pre-processes the accessed a modifying an amplitude of an unmodified waveform data, a

-
-
- the retrieved waveform data.

Example 19, wherein modi-

The memory access (AMA) controller in com-

Example 20: The method of Example 19, wherein modi-

munication with the memory device via the one or
	- retrieve the waveform data from the memory device independently from the processor;
- CONCLUSION independently from the processor;

While the present disclosure has been described herein from the processor to generate the pre-processed wave-

the respect to certain illustrated embodiments, those of from dat
	-

What is claimed is:

1. An autonomous memory access controller, comprising:

1. An autonomous memory access controller, comprising:

1. Proposition engine to interpolate an unmodified waveform 1. An autonomous memory access controller, comprising: polation engine to interpolate an unmodified waveform a memory interface to access waveform data stored by a 30 corresponding to the retrieved waveform data.

memory device independently from a processor in 12. The computing system of claim 9, wherein the AMA communication with the memory device; controller includes waveform circuitry including a shaping communication with the memory device;
a peripheral device interface to interface with one or more engine to modify a shape of an unmodified waveform beripheral device interface to interface with one or more engine to modify a shape of an unmodified waveform peripheral devices, the one or more peripheral devices corresponding to the retrieved waveform data.

to operate as peripherals to the processor; and 35 13. The computing system of claim 9, wherein the AMA waveform circuitry to autonomously pre-process the controller includes waveform circuitry including a timing accessed waveform data independently from the pro-
engine to modify a timing of an unmodified waveform
cessor and provide the pre-processed waveform data to
corresponding to the retrieved waveform data.

the one or more peripheral devices via the peripheral **14**. The computing system of claim 9, wherein the AMA device interface. 40 controller includes waveform circuitry including a filtering 2. The autonomous memory access controller of claim 1, engine to filter an unmodified waveform corresponding to wherein the one or more peripheral devices include a pulse the retrieved waveform data.

width modulator.
 15. The computing system of claim 9, wherein the wave-
 15. The computing system of claim 9, wherein the wave-
 15. The computing system of claim 9, wherein the wave-

to analog converter.
 16. The computing system of claim 9, comprising a
 4. The autonomous memory access controller of claim 1, waveform-controlled device to receive the waveform from 4. The autonomous memory access controller of claim 1, waveform-controlled device to receive the waveform from wherein the waveform circuitry pre-processes the accessed the waveform generator.

- waveform data by interpolating the accessed waveform data. retrieving waveform data directly for the autonomous memory access controller of claim 1, independently from a processor;
	-
	-

waveform data by modifying timing of a waveform associ-

ated with the accessed waveform data.
 $\frac{65}{2}$ a waveform corresponding to the pre-**9**. A computing system, comprising: processed waveform data different from the amplitude a processor; of the unmodified waveform;

65

interpolating the unmodified waveform corresponding to

modifying a shape of the unmodified waveform corresponding to the retrieved waveform data;

sponding to the retrieved waveform data;
modifying a timing of the unmodified waveform corre-

sponding to the retrieved waveform data; and filtering the unmodified waveform corresponding to the retrieved waveform data.

20. The method of claim 19, wherein modifying the timing of the unmodified waveform corresponding to the 10 retrieved waveform data comprises modifying a frequency or a phase of the unmodified waveform .

* * * * *