

(12) **United States Patent** (10) Patent No.: US 9,905,685 B2
Siemieniec et al. (45) Date of Patent: Feb. 27, 2018

(54) SEMICONDUCTOR DEVICE AND TRENCH (52) U.S. Cl. FIELD PLATE FIELD EFFECT TRANSISTOR WITH A FIELD DIELECTRIC INCLUDING THERMALLY GROWN AND DEPOSITED PORTIONS

- (71) Applicant: **Infineon Technologies Austria AG**, Villach (AT)
- (72) Inventors: Ralf Siemieniec, Villach (AT); Oliver
Blank, Villach (AT); Mario Kleindienst, Krumpendorf (AT); Stefan Kramp, Villach (AT)
- (73) Assignee: Infineon Technologies Austria AG,
Villach (AT)
- (*) Notice: Subject to any disclaimer, the term of this (56) References Cited patent is extended or adjusted under 35 U.S. PATENT DOCUMENTS patent is extended or adjusted under 35 U.S. PATENT DOCUMENTS
U.S.C. 154(b) by 2 days.
- (21) Appl. No.: 15/139,829
- (22) Filed: **Apr. 27, 2016**
- (65) Prior Publication Data

(30) **Foreign Application Priority Data** * cited by examiner

Apr. 30, 2015 (DE) 10 2015 106 790

 (51) Int. Cl.

(Continued)

(45) Date of Patent: Feb. 27, 2018

- CPC H01L 29/781 (2013.01); H01L 29/0696 (2013.01) ; $H01L$ 29/0865 (2013.01) ; $H01L$ 29/1095 (2013.01); H01L 29/407 (2013.01); H01L 29/4236 (2013.01); H01L 29/42376 (2013.01); **H01L 29/513** (2013.01); **H01L** 29/7813 (2013.01); H01L 29/7843 (2013.01); H01L 21/02164 (2013.01); H01L 21/02271 (2013.01); H01L 21/31111 (2013.01); H01L 29/42368 (2013.01); H01L 29/7397 (2013.01); HOLL 29/861 (2013.01)
Field of Classification Search
- Field of Classification Search CPC . . . HO1L 29 / 78 ; HO1L 29 / 728 ; HO1L 29 / 7813 ; H01L 29/784; H01L 29/7843 USPC 257 / 330 See application file for complete search history. (58)

OTHER PUBLICATIONS

US 2016/0322489 A1 Nov. 3, 2016

Office for Appln. Ser. No. 102015106790.0, dated Jan. 19, 2016.

Primary Examiner — Monica D Harrison (74) Attorney, Agent, or Firm - Baker Botts L.L.P.

(57) ABSTRACT

A semiconductor device includes compensation structures that extend from a first surface into a semiconductor portion. Sections of the semiconductor portion between neighboring ones of the compensation structures form semiconductor mesas . A field dielectric separating a field electrode in the includes a thermally grown portion, which directly adjoins

(Continued)

the semiconductor portion . A not fully densified deposited portion of the field dielectric has a lower density than the thermally grown portion.

22 Claims, 16 Drawing Sheets

 (51) Int. Cl.

FIG 2A

FIG 2B

FIG 2D

FIG 3A

FIG 3B

FIG 4

FIG₅

FIG 6A

FIG 6B

FIG 6C

Serial No. 102015106790.0 filed Apr. 30, 2015 and entitled dielectric including a thermally grown portion and a not
"Semiconductor Device and Trench Field Plate Field Effect field and densified denosited portion "Semiconductor Device and Trench Field Plate Field Effect fully densified deposited portion.
Transistor with a Field Dielectric Including Thermally FIG. 1B is a schematic horizontal cross-sectional view of
Grown and Deposi

into the drift zone. In the blocking mode the source potential 20 according to an embodiment referenties arranged in parallel lines. applied to the field plate depletes portions of the drift zone
between the buried field plate portions. The lateral depletion FIG. 2A is a schematic vertical cross-sectional view of a
mechanism allows for increasing the do mechanism allows for increasing the dopant concentration in portion of a semiconductor device in accordance with an
the drift zone without loss of voltage blocking canability embodiment including a directly connected field the drift zone without loss of voltage blocking capability. embodiment including a directly connected field electrode.
The increased dopant concentration in turn results in a ²⁵ FIG. 2B is a schematic horizontal cross-se reduced on-state resistance RDSon. The extension of an the semiconductor device of FIG. 2A along line B,C-B,C overlap of the buried field plate portions with the drift zone according to an embodiment referring to stripe-sh overlap of the buried field plate portions with the drift zone as well as thickness and quality of a field dielectric separating the buried field plate portions from the drift zone set FIG. 2C is a schematic horizontal cross-sectional view of the total voltage blocking capability of the trench field plate 30 the semiconductor device of FIG. 2 the total voltage blocking capability of the trench field plate 30

trench field plate $FETs$ with high voltage blocking capabil FIG. 2D is a schematic plan view of a transistor cell field ity. $\frac{1}{2}$ is the contract of a semiconductor device according to another embodiment

includes compensation structures extending from a first ment referring to a field electrode electrically connected in surface into a semiconductor portion. Sections of the semi-40 an edge region and separating two gate seg surface into a semiconductor portion. Sections of the semi-40 an edge region and sep
conductor portion between neighboring ones of the com-
compensation structure. pensation structures form semiconductor mesas. A field FIG. 3B is a schematic cross-sectional view of a portion
dielectric separates a field electrode in the compensation of a semiconductor device in accordance with an emb structures from the semiconductor portion. The field dielec-
tric includes a thermally grown portion which directly 45 segmented gate electrode with two gate lobes. adjoins the semiconductor portion as well as a not fully FIG. 4 is a schematic vertical cross-sectional view of a densified deposited portion that has a lower density than the portion of a semiconductor device according to

effect transistor includes compensation structures extending 50 FIG. 5 is a schematic vertical cross-sectional view of a from a first surface into a semiconductor portion. Sections of portion of a semiconductor device acco the semiconductor portion between neighboring ones of the ment compensation structures form semiconductor mesas. A field ters dielectric separates a field electrode in the compensation FIG. 6A is a schematic vertical cross-sectional view of a structures from the semiconductor portion. The field dielec- 55 portion of a semiconductor device accordi structures from the semiconductor portion. The field dielec- 55 portion of a semiconductor device according to an embodition in the semiconductor device according to an embodition in the directly and the compensation of th tric includes a thermally grown portion which directly adjoins the semiconductor portion as well as a not fully structure.

A densified deposited portion that has a lower density than the FIG. **6B** is a schematic horizontal cross-sectional view of thermally grown portion.

and advantages upon reading the following detailed descrip-
field electron and on viewing the accompanying drawings.
trodes.

further understanding of the invention and are incorporated

SEMICONDUCTOR DEVICE AND TRENCH in and constitute a part of this specification. The drawings
FIELD PLATE FIELD EFFECT TRANSISTOR illustrate the embodiments of the present invention and **FIELD PLATE FIELD EFFECT TRANSISTOR** illustrate the embodiments of the present invention and **WITH A FIELD DIELECTRIC INCLUDING** together with the description serve to explain principles of together with the description serve to explain principles of **THERMALLY GROWN AND DEPOSITED** the invention. Other embodiments of the invention and **PORTIONS** 5 intended advantages will be readily appreciated as they intended advantages will be readily appreciated as they become better understood by reference to the following detailed description.

CROSS-REFERENCE TO RELATED detailed description.
APPLICATION FIG. 1A is a schematic vertical cross-sectional view of a
portion of a semiconductor device in accordance with an This application claims priority to German Application 10^{-4} embodiment concerning a trench field plate FET with a field Serial No. 102015106790.0 filed Apr. 30, 2015 and entitled dielectric including a thermally grown

> $_{15}$ the semiconductor device of FIG. 1A along line B,C-B,C BACKGROUND according to an embodiment referring to stripe-shaped compensation structures.

In trench field plate FETs (field effect transistors) portions
of a conductive field plate are buried in a trench extending
into the drift zone. In the blocking mode the source notential 20 according to an embodiment refer

pensation structures.

FET.
It is desirable to provide semiconductor devices and structures arranged in parallel lines.

35 referring to stripe-shaped compensation structures and

SUMMARY directly connected field electrodes in the transistor cell field.
FIG. 3A is a schematic vertical cross-sectional view of a
nbodiment a semiconductor device portion of a semiconductor device according to an embodi-According to an embodiment a semiconductor device portion of a semiconductor device according to an embodi-
cludes compensation structures extending from a first ment referring to a field electrode electrically connected i

densified deposited portion that has a lower density than the portion of a semiconductor device according to an embodi-
thermally grown portion.
According to an embodiment a trench field plate field non-thermal portion.

portion of a semiconductor device according to an embodi-
ment concerning a field stop layer and recombination cen-

the semiconductor device portion of FIG. 6A along line B,C-B,C according to an embodiment concerning spicular Those skilled in the art will recognize additional features 60 B,C-B,C according to an embodiment concerning spicular
d advantages upon reading the following detailed descrip-
field electrode structures and continuous buri

FIG. 6C is a schematic horizontal cross-sectional view of
BRIEF DESCRIPTION OF THE DRAWINGS the semiconductor device portion of FIG. 6A along line the semiconductor device portion of FIG. 6A along line 65 B,C-B,C according to an embodiment concerning spicular The accompanying drawings are included to provide a field electrode structures and disrupted buried gate electror enter understanding of the invention and are incorporated trodes.

FIG. 7A is a schematic cross-sectional view of a portion meaning including FETs with metal gates as well as FETs of a semiconductor substrate for illustrating a method of with non-metal gates. For example, the semiconducto of a semiconductor substrate for illustrating a method of with non-metal gates. For example, the semiconductor manufacturing a semiconductor device in accordance with a device 500 is a trench field plate FET or a smart FET manufacturing a semiconductor device in accordance with a device 500 is a trench field plate FET or a smart FET further embodiment, after forming a thermally grown por-
further embodiment, after forming a thermally grown p further embodiment, after forming a thermally grown por-
tion of a field dielectric.
S and low voltage transistor cells, e.g., logic and/or driver

FIG. 7B is a schematic cross-sectional view of the semi-
conductor substrate portion of FIG. 7A, after depositing a ductor) technology. According to other embodiments, the conductor substrate portion of FIG. 7A, after depositing a ductor) technology. According to other embodiments, the deposited portion of the field dielectric and forming a field semiconductor device 500 may be an IGBT (insu

In the following detailed description, reference is made to 101 . A distance between the first and second surfaces 101, the accompanying drawings, which form a part hereof and $20\,102$ is related to a voltage blocking c ments in which the invention may be practiced. It is to be understood that other embodiments may be utilized and structural or logical changes may be made without departing from the scope of the present invention. For example, 25 surfaces 101, 102.
features illustrated or described for one embodiment can be In a plane perpendicular to the cross-sectional plane the used on or in conjunction with other embodiments to yield semiconductor portion 100 may have a rectangular shape
yet a further embodiment. It is intended that the present with an edge length of several millimeters. A norma yet a further embodiment. It is intended that the present invention includes such modifications and variations. The invention includes such modifications and variations. The first surface 101 defines a vertical direction and directions examples are described using specific language, which 30 orthogonal to the vertical direction are hori should not be construed as limiting the scope of the append-
The transistor cells TC are field effect transistor cells with ing claims. The drawings are not scaled and are for illus-
trative purposes only. Corresponding elements are desig-
direction between the first surface 101 and the second trative purposes only. Corresponding elements are desig-

airection between the first surface 101 and the second

nated by the same reference signs in the different drawings

surface 102. Source electrodes of the transisto

The terms "having", "containing", "including", "comprising" and the like are open, and the terms indicate the ing" and the like are open, and the terms indicate the electrode 310 may form or may be electrically connected or presence of stated structures, elements or features but do not coupled to a first load terminal L1. Drain el presence of stated structures, elements or features but do not coupled to a first load terminal L1. Drain electrodes of the preclude additional elements or features. The articles "a", transistor cells TC may be electricall " an" and " the " are intended to include the plural as well as 40 the singular, unless the context clearly indicates otherwise.

low-ohmic connection between electrically connected ele-
ments, for example a direct contact between the concerned
connected or coupled to a gate terminal G. elements or a low-ohmic connection via a metal and/or a 45 The semiconductor portion 100 includes a drain structure highly doped semiconductor. The term "electrically 120, which is effective as the drain electrode of th highly doped semiconductor. The term " electrically coupled" includes that one or more intervening element(s) coupled" includes that one or more intervening element(s) cells TC and which is electrically connected to the second adapted for signal transmission may be provided between load electrode 320. The drain structure 120 inclu the electrically coupled elements, for example elements that zone 121, in which a dopant concentration may gradually or are controllable to temporarily provide a low-ohmic con- 50 in steps increase or decrease with incre are controllable to temporarily provide a low-ohmic con- 50 in steps increase or decrease with increasing distance to the nection in a first state and a high-ohmic electric decoupling first surface 101 at least in portions

The Figures illustrate relative doping concentrations by in the drift zone 121 may be approximately uniform. A mean indicating "-" or "+" next to the doping type "n" or "p". For dopant concentration in the drift zone 121 m example, "n-" means a doping concentration which is lower 55 1E15 cm⁻³ and 1E17 cm than the doping concentration of an "n"-doping region while $5E15 \text{ cm}^{-3}$ to $5E16 \text{ cm}^{-3}$ an " n + " - doping region has a higher doping concentration The drain structure 120 further includes a contact portion than an "n"-doping region. Doping regions of the same 129, which may be a heavily doped base substrate or a relative doping concentration do not necessarily have the heavily doped layer. Along the second surface 102 a dopa same absolute doping concentration. For example, two dif- 60 concentration in the contact portion 129 is sufficiently high ferent "n"-doping regions may have the same or different to form an ohmic contact with a metal dire ferent "n"-doping regions may have the same or different absolute doping concentrations.

including a plurality of identical transistor cells TC. The the dopant concentration along the second surface 102 may semiconductor device 500 may be or may include an IGFET 65 be at least $1E18$ cm⁻³, for example a semiconductor device 500 may be or may include an IGFET 65 (insulated gate field effect transistor), for example a power MOSFET (metal oxide semiconductor FET) in the usual

4

It of a field dielectric.

FIG. 7B is a schematic cross-sectional view of the semi-

FIG. 7B is a schematic cross-sectional view of the semi-

circuits in CMOS (complementary metal-oxide-semicon-

deposited portion of the field dielectric and forming a field
electrode.
FIG. 7C is a schematic vertical cross-sectional view of the
field dielectric substrate portion of FIG. 7B, after recessing
the field dielectric for f DETAILED DESCRIPTION sections . On the back of the semiconductor portion 100 a planar second surface 102 runs parallel to the first surface 101. A distance between the first and second surfaces 101. conductor device 500 and may be at least 40μ m. According to other embodiments, the distance may be in the range of several hundred μ m. An outer surface tilted to the first and second surfaces 101, 102 connects the first and second

if not stated otherwise.
The terms "having", "containing", "including", "compris-
front side of the semiconductor device 500. The first load transistor cells TC may be electrically connected to a second load electrode 320 on the back of the semiconductor device the singular, unless the context clearly indicates otherwise. 500. The second load electrode 320 may form or may be The term "electrically connected" describes a permanent electrically coupled or connected to a second load The term "electrically connected" describes a permanent electrically coupled or connected to a second load terminal
low-ohmic connection between electrically connected ele-
L2. Gate electrodes of the transistor cells TC ar

load electrode 320. The drain structure 120 includes a drift zone 121, in which a dopant concentration may gradually or in a second state.
The Figures illustrate relative doping concentrations by in the drift zone 121 may be approximately uniform. A mean dopant concentration in the drift zone 121 may be between $1E15 \text{ cm}^{-3}$ and $1E17 \text{ cm}^{-3}$, for example in a range from

heavily doped layer. Along the second surface 102 a dopant concentration in the contact portion 129 is sufficiently high solute doping concentrations.
FIGS. 1A to 1C refer to a semiconductor device 500 is based on silicon, in an n-conductive contact portion 129 is based on silicon, in an n-conductive contact portion 129 the dopant concentration along the second surface 102 may p-conductive contact portion 129, the dopant concentration may be at least $1E16 \text{ cm}^{-3}$, for example at least 5E17 cm⁻³.

121 and The first and second horizontal dimensions may be the contact portion 129.

the contact portion 129.

portion 100 between the compensation structures 190 and smaller than 360 degree. For example, the cross-sections are the contact portion 129, wherein the compensation struc-
regular polygons such as octagons, hexagons or s tures 190 extend from the first surface 101 into the semi-
conductor rounded or beveled corners, respectively.
conductor portion 100. Sections of the semiconductor por-10 According to another embodiment, the cross-sections the compensation structures 190 may include portions of the drift zone 121. The mesa sections 121b directly adjoin a gate electrode 155 as well as portions of a gate dielectric the drift zone 121. The mesa sections 121b directly adjoin a gate electrode 155 as well as portions of a gate dielectric the continuous drift zone section 121a and form first pn 151 separating the gate electrode 155 from junctions pn1 with body zones 115 that extend in the 15 semiconductor mesas 170 between neighboring compensasemiconductor mesas 170 between neighboring compensa-
tion structure 190. According to other embodi-
tion structures 190. The body zones 115 form second pn ments, portions of the gate electrode 155 are spaced from the tion structures 190. The body zones 115 form second pn ments, portions of the gate electrode 155 are spaced from the junctions pn2 with source zones 110 which are sandwiched compensation structures 190 by first mesa sectio junctions pn2 with source zones 110 which are sandwiched compensation structures 190 by first mesa sections of the between the first surface 101 and the body zones 115.

are p-doped and the source zones 110 as well as the drift The gate electrode 155 includes or consists of a heavily zone 121 are n-doped. P-channel trench field plate FETs doped polycrystalline silicon material and/or a metal con-
include n-doped body zones 115 and p-doped source zones taining material.

mately vertical sidewalls or may slightly taper with increas-
ing distance to the first surface 101, for example, at a taper
ductor portion 100, e.g., a semiconductor nitride layer, a ing distance to the first surface 101, for example, at a taper ductor portion 100, e.g., a semiconductor nitride layer, a angle of about 1 degree with respect to the vertical direction. semiconductor oxide layer or a semic The sidewalls of the compensation structures 190 may be
straight or slightly bulgy. End portions of the compensation 30 151 may include one or more further layers of dielectric straight or slightly bulgy. End portions of the compensation 30 structures 190 oriented to the second surface 102 may structures 190 oriented to the second surface 102 may materials such as deposited semiconductor oxide, for include flat portions parallel to the first surface 101 or may example, deposited silicon oxide such as silicon oxi include flat portions parallel to the first surface 101 or may example, deposited silicon oxide such as silicon oxide
be bowed, for example approximately semi-circular. formed by using TEOS (tetraethyl orthosilicate) as pr

compensation structures 190 may be in a range from 0.5 μ m deposition) process at deposition to 30 μ m, e.g., in a range from 3 μ m to 10 μ m. A center- about and below 500° Celsius. to-center distance (pitch) p1 of the compensation structures The gate dielectric 151 capacitively couples the gate

may be stripes extending along a horizontal direction at a minority charge carriers to form conductive channels along distance to each other given by the pitch p1 and the the gate dielectric 151 between the source zones 11 distance to each other given by the pitch $p1$ and the the gate dielectric 151 between the source zones 110 and the horizontal extension w1.
45 drift zone 121 in an on-state of the transistor cell TCs.

structures 190 separated from each other along the lines, electrode 165 and a field dielectric 161 that separates the such that along each line a plurality of identical compensa-
field electrode 165 from the drift zone 121 such that along each line a plurality of identical compensa-
tield electrode 165 from the drift zone 121. The field
tion structures 190 are formed. The dot-shaped compensa-
electrode 165 is separated from the gate electrod tion structures 190 may be arranged matrix-like in lines and 50 includes or consists of a heavily doped polycry rows as illustrated. According to other embodiments, the silicon material and/or a metal containing material. compensation structures 190 in odd lines may be shifted to The field dielectric 161 embeds the gate electrode 155 the compensation structures 190 in even lines, e.g., by half which is formed between the first surface 101 a the compensation structures 190 in even lines, e.g., by half which is formed between the first surface 101 and an outer the pitch p1.
portion of the field dielectric 161 in a vertical projection of

190 may be elongated, wherein the second horizontal The field dielectric 161 includes at least a thermally dimension exceeds the first horizontal dimension by at least grown portion 161*a* and a deposited but not fully den 20%, e.g., at least 50%. For example the cross-sections may portion 161b. The thermally grown portion 161a results be ellipses, ovals or distorted polygons with or without from a thermal oxidation of the semiconductor material of rounded or beveled corners, respectively.

190 may be spicular (needle-shaped), wherein a second mally grown portion $161a$ and a lower density as it would horizontal dimension exceeds a first horizontal dimension have if it was fully densified by a suitable heati orthogonal to the second horizontal dimension by at most e.g., by an anneal at 1100° Celsius for 30 minutes. The field 500% and the vertical extension v1 exceeds the second 65 dielectric 161 may include a further layer, e. 500% and the vertical extension v1 exceeds the second δ dielectric 161 may include a further layer, e.g., a further horizontal dimension. For example, the second horizontal thermal oxide portion on the not fully densif dimension exceeds the first horizontal dimension by at most

The contact portion 129 may directly adjoin the drift zone 100% and the vertical extension v1 exceeds the second 121. According to other embodiments, one or more further horizontal dimension by at least 100%.

The drift zone 121 includes a continuous drift zone \bar{s} sation structures 190 may be rotational symmetric and look section 121*a* formed in a section of the semiconductor the same after a rotation by at least one rotat

151 separating the gate electrode 155 from the body zones
115. The gate electrode 155 may be embedded in the tween the first surface 101 and the body zones 115. semiconductor mesas 170, wherein the first mesa sections In n-channel trench field plate FETs, the body zones 115 20 include the source zones 110 as well as the body zone

110 as well as a p-doped drift zone 121. The gate dielectric 151 may include or consist of a
The compensation structures 190 may have approxi- 25 thermal portion resulting from a thermal oxidation and/or thermal portion resulting from a thermal oxidation and/or A mean width w1 of the compensation structures 190 at material in an LPCVD (low pressure chemical vapor depo-
the first surface 101 may range from 0.2 μ m to 10 μ m, for 35 sition), an APCVD (atmospheric pressure chem deposition) or PECVD (a plasma enhanced chemical vapor deposition) process at deposition temperatures typically at

190 may be in a range from 0.5 μ m to 10 μ m, for example 40 electrode 155 to the body zones 115. In channel portions of the body zones 115 directly adjoining the gate dielectric 151 from 1.5 um to 5 um.
As illustrated in FIG. 1B the compensation structures 190 a potential applied to the gate terminal G may accumulate As illustrated in FIG. 1B the compensation structures 190 a potential applied to the gate terminal G may accumulate may be stripes extending along a horizontal direction at a minority charge carriers to form conductive cha

FIG. 1C refers to an embodiment with the compensation The compensation structures 190 further include a field electrode 165 is separated from the gate electrode 155 and includes or consists of a heavily doped polycrystalline

e pitch p1.

the pitch projection of the compensation structures 55 the latter.

Horizontal cross-sections of the compensation structures 55 the latter.

unded or beveled corners, respectively. 60 the semiconductor portion 100. The not fully densified According to an embodiment the compensation structures deposited portion 161b has a lower density than the therdeposited portion $161b$ has a lower density than the therthermal oxide portion on the not fully densified portion $161b$.

A mean ratio of a thickness of the thermally grown portion The multilayer field dielectric 161 including the not 161a to the total thickness of the field dielectric is at least completely densified dielectric portion 161b 161*a* to the total thickness of the field dielectric is at least completely densified dielectric portion 161*b* significantly 50% and at most 90%. According to an embodiment, the reduces stress-induced bowing of a semicon 50% and at most 90%. According to an embodiment, the reduces stress-induced bowing of a semiconductor wafer on mean ratio is at least 55%. For example, the thickness of the which a plurality of identical ones of the semico mean ratio is at least 55%. For example, the thickness of the which a plurality of identical ones of the semiconductor thermally grown portion $161a$ is about 600 nm and the 5 devices 500 are manufactured.

3.9. The not fully densified deposited portion $161b$ is a silicon

include layer obtained deposited portion 1610 is a since process. e.g., LPCVD, pletely densified deposited portion 161a allows for increas-
A DCVD or DECVD wherein after denosition the denosited 15 ing the vertical extensi APCVD, or PECVD, wherein after deposition the deposited 15 ing the vertical extension v1 of the compensation structures silicon oxide is not densified in a heating treatment at or 190 and for a thicker field dielectri silicon oxide is not densified in a heating treatment at or 190 and for a thicker field dielectric 161 without increasing above 1100 $^{\circ}$ C but at a temperature of at most 1050 $^{\circ}$ C In wafer bowing to beyond an admiss above 1100 $^{\circ}$ C. but at a temperature of at most 1050 $^{\circ}$ C. In wafer bowing to beyond an admissible degree. As a conse-
this context, the term "not fully" or "not completely" con-quence, the multilayer field dielect this context, the term "not fully" or "not completely" con-
cerns the internal structure of the complete deposited portion
pletely densified deposited portion 161b allows for expandcerns the internal structure of the complete deposited portion

density than the thermally grown portion $161a$ and a lower limit and introduce the highly conformal deposited portion $161b$ density than a fully densified deposited oxide, wherein compensates for thickness variations in deposited oxide is defined to be fully densified after a
heating treatment at 1100° C. for 30 minutes.
According to an embodiment, the density of the deposited connected field electrode 165.
portion 161*b* is at most 98% o

silicon crystal with no other elements involved. The silicon 30 oxide grows highly ordered and the volumetric mass density oxide grows highly ordered and the volumetric mass density second surface 102, may form or may be electrically con-
is comparatively high. On the other hand, directly after nected to a drain terminal D. deposition, deposited silicon oxide ("CVD oxide") resulting
from LPCVD, APCVD, or PECVD is amorphous or shows
onsist of or contain, as main constituent(s), aluminum (Al),
only sparse molecular order, is more porous and typ contains other constituents of the precursor materials such as AlSi, AlCu or AlSiCu. According to other embodiments, at hydrogen, e.g., in Si—(OH) bonds. Directly after deposition, least one of the first and second load el hydrogen, e.g., in Si—(OH) bonds. Directly after deposition, least one of the first and second load electrodes 310, 320 the density of the deposited portion depends on the precursor may contain, as main constituent(s), nic

For example, in an etch solution containing buffered hydro-
therein each sub-layer contains one or more of Ni, Sn, Ti,
fluoric acid, e.g., an about 8:1 mixture of 33 wt. % ammo-
V, Ag, Au, Pt, W, and Pd as main constituen the etch selectivity between the not fully densified deposited According to the illustrated embodiment, the first load portion $161b$ and a fully densified deposited silicon oxide is electrode 310 includes a conductive in in a range from $2:1$ to $4:1$, e.g., between $2:1$ and $3:1$.

approximates to a high degree a thermally grown silicon 50 with a thickness of at least 10 nm covers the conductive oxide with respect to density, hydrogen content and etch interface layer 311. A main portion 316 may be fo oxide with respect to density, hydrogen content and etch interface layer 311. A main portion 316 may be formed from resistance. According to an embodiment, in an etch solution copper or aluminum or a combination of both. containing buffered hydrofluoric acid with 33 wt. % ammo-
nium fluoride NH₄F and 4.15 wt. % hydrofluoric acid HF the trodes 155 and the first load electrode 310. The interlayer

The hydrogen content in the not fully densified deposited silicate glass), PSG (phosphorus silicate glass) or BPSG portion $161b$ is higher than in the thermally grown portion (boron phosphorus silicate glass), by way of 161*a* and higher than in a fully densified deposited silicon 60 Contact structures 315*a*, 315*b* extend through openings in oxide layer, but lower than in a silicon oxide layer directly the interlayer dielectric 210 and oxide layer, but lower than in a silicon oxide layer directly after deposition.

Due to the lower density, a mechanical stress induced into with the source zones 110 and the body zones 115 of the the semiconductor portion 100 by the not-fully densified transistor cells TC. deposited portion 161b is opposite to the mechanical stress δ The contact structures 315a, 315b may include one or induced into the semiconductor portion 100 by the thermally more conductive interface layers 311 contai induced into the semiconductor portion 100 by the thermally more conductive interface layers 311 containing a transition grown portion 161*a*. for example titanium (Ti) or tantalum (Ta), for

8

the main grown portion 161*b* is about 600 nm and the ⁵ devices 500 are manufactured.

thickness of the not fully densified deposited portion 161*b* is

According to an embodiment, the thermally grown por-

According to

161b over its whole extension and thickness. 20 ing the application of the trench field plate concept for
The not fully densified deposited portion 161b has a lower semiconductor devices 500 to higher blocking capabilities

deposited oxide, for example at most 97%.

FET, wherein the first load electrode 310 may form or may

Thermally grown silicon oxide grows on the regular

be electrically coupled or connected to a source terminal S

silicon

material and the process conditions. titanium (Ti), tungsten (W), tantalum (Ta), vanadium (V),
The difference in density between the thermally grown 40 silver (Ag), gold (Au), platinum (Pt), and/or palladium (Pd).
portion

electrode 310 includes a conductive interface layer 311 from
a transition nitride, for example titanium nitride with a Typically a fully densified deposited silicone oxide thickness of some few nanometers. A tungsten layer 312

etch selectivity between the not fully densified deposited 55 dielectric 210 may include one or more dielectric layers 211,
portion $161b$ and the thermally grown portion $161a$ is in a
range from 2:1 to 4:1, e.g., betwee

ter deposition.

Load electrode 310 with the field electrodes 165 as well as

Due to the lower density, a mechanical stress induced into

with the source zones 110 and the body zones 115 of the

metal, for example titanium (Ti) or tantalum (Ta), for

190 the field electrode 165 is accessible between segments
or portions of the gate electrode 155 formed on opposite $\frac{1}{2}$ is formed in the vertical projection of the transistor cell field or portions of the gate electrode 155 formed on opposite 5 is formed in the vertical projection of the transistor cell field sides of the field electrode 165. For example, the field 610 side-by-side to the gate conductor 3 sides of the field electrode 165. For example, the field 610 side-by-side to the gate conductor 330 at a first side of electrode 165 may extend up to a plane coplanar with the $\frac{1}{2}$ the semiconductor device 500. Str

structure 315b extending from the first load electrode 310 to 15 rality of separated trench field plate contact structures 315b structures 315b extending from the first load electrode 165 passes through the can between the field electrode 165 passes through the gap between the may be assigned to each single compensation structure is the gate electrode 155, wherein an inter-
within the active transistor cell field 610. mediate dielectric 145 is sandwiched between the gate FIG 3A refers to an embodiment with the field electrode electrode 155 at one side and the combination of field 165 electrically connected to the first load electrode 31 electrode 155 at one side and the combination of field 165 electrically connected to the first load electrode 310 in electrode 165 and field plate contact structure 315b at the 20 a connection area outside a transistor ce electrode 165 and field plate contact structure $315b$ at the 20 other side.

compensation structure 190, such that each horizontal por-
tion of the field electrode 165 has a direct, vertical electrical 25 trode 165. An intermediate dielectric 145 separating the gate tion of the field electrode 165 has a direct, vertical electrical 25 trode 165. An intermediate dielectric 145 separating the gate connection to the first load electrode 310.

FIG. 2C, in each compensation structure 190 the gate is formed. For further details electrode 155 surrounds the field electrode 165 and/or the description of FIGS. 1A to 2C. respective trench field plate contact structure $315b$ extending 30 FIG. 3B refers to an embodiment with the field electrode between the first load electrode 310 and the field electrode 165 formed in a distance to the first surface 101. In each 165. Each field electrode portion 165 has a direct vertical compensation structure 190, two gate lobes 165. Each field electrode portion 165 has a direct vertical compensation structure 190, two gate lobes on opposite connection to the first load electrode 310.

connection area outside an active transistor cell field such The intermediate dielectric 145 may be formed by oxidation that a significant voltage drop may occur along the longi- of a portion of the field electrode 165. tudinal extension of a stripe-shaped compensation structure FIG. 4 shows a semiconductor device 500 with a gate
190. When a conventional trench field plate FET switches on dielectric 151 that consists of or includes a ther or off, the output capacity is discharged and recharged and 40 a charging current of the output capacity flows along the a charging current of the output capacity flows along the thermal portion $151b$ of, e.g., deposited silicon oxide. The longitudinal direction of the field electrodes 165 . With gate dielectric 151 may include a furthe increasing switching speed, the resistivity of the field elec-
trong on a side of the non-thermal portion 151b opposite
trode 165 becomes more effective such that the unloading/
to the thermal portion 151a. The thermal por loading or discharging/charging process may have already 45 be grown at a temperature below 1000° C. to save the finished in a region of the transistor cell field close to the characteristics of the not fully densified deposition portion edge whereas in a region close to the center a change of the $161b$ of a previously formed field this time the voltage across the semiconductor device 500 is sate for thickness variations of the thermal portion 151*a*. The sufficiently high, a dynamic avalanche can occur where the $\frac{50}{151}$ non-thermal portion 151 sufficiently high, a dynamic avalanche can occur where the 50 charging process is still in process. The dynamic avalanche increases the switching losses and may also result in a fatal fully densified deposited silicon oxide based on TEOS.
destruction of the semiconductor device 500. By contrast, While the thermally grown portion 151*a* may s field electrode 165 and the first load electrode 310 avoids 55 any voltage drop across the longitudinal axis of the compensation structures 190, reduces switching losses and and compensates for thickness variations of the thermal improves avalanche ruggedness of the semiconductor device portion $151a$.

FIG. 2D shows a portion of a semiconductor device 500% including an active field 600. The active field 600 includes including an active field 600. The active field 600 includes than a width $x1$ of the not fully densified deposited portion an active transistor cell field 610 and a connection area 690 161b of the field dielectric 161 su an active transistor cell field 610 and a connection area 690 161b of the field dielectric 161 such that the gate electrode surrounding the transistor cell field 610 . Stripe-shaped com-
155 and the gate dielectric 1 surrounding the transistor cell field 610. Stripe-shaped com-

155 and the gate dielectric 151 can be formed in a recess

pensation structures 190 extend through the transistor cell

167 formed by a selective etch of the n field 610 and into adjoining portions of the connection area ϵ as $161b$ with respect to the thermally grown portion $161a$. As 690. In the connection area 690 gate contacts 315 extend regards further details, referenc through the interlayer dielectric down to the two segments of of the previous figures.

example a titanium nitride layer. The contact structures 315, the gate electrode portions of each compensation structure 315b may further include a tungsten layer 312. 190 and electrically connect the gate electrode with a 5b may further include a tungsten layer 312. 190 and electrically connect the gate electrode with a gate As illustrated in FIG. 2A, in each compensation structure conductor 330.

electrode 165 may extend up to a plane coplanar with the
first surface 101. According to the illustrated embodiment, a
field plate contact structure 315*b* extends down to the field
electrode 165 in each compensation struc

other side.

the transistor cell field 690 the field electrode 165 may

the transistor cell field 690 the first surface 101 and each

the first surface 101 and each

the first surface 101 and each

the first surface 101 an The trench field plate contact structure 315*b* may extend extend to or almost to the first surface 101 and each along almost the complete longitudinal extension of the compensation structure 190 may include two gate elect compensation structure 190 may include two gate electrode segments on opposite sides of the intermediate field elec-For spicular compensation structures 190 as illustrated in of a dielectric structure from which the field dielectric 161
G. 2C, in each compensation structure 190 the gate is formed. For further details, reference is made

nnection to the first load electrode 310. sides are connected by a thinned portion in the vertical
In conventional layouts, the field electrode 165 is typi-
projection of the field electrode 165 and form one continu-In conventional layouts, the field electrode 165 is typi-

cally connected to the first load electrode 310 only in a 35 ous gate electrode 155 in each compensation structure 190.

> dielectric 151 that consists of or includes a thermal portion 151 a , e.g., from thermally grown silicon oxide and a nonthermal portion $151b$ may be highly conformal to compenhave a lower density than the thermal portion $151a$ and as a ness variations along edges, for example thin portions along a lower edge oriented to the field dielectric 161, the nonthermal portion $151b$ has a highly uniform layer thickness

500. A horizontal width x2 of the portions of the gate elec-
FIG. 2D shows a portion of a semiconductor device 500 60 trodes 155 may be approximately equal to or slightly smaller

structure 120 includes a field stop layer 128 sandwiched ductor devices between the drift zone 121 and the contact portion 129 and substrate 500 a . forming a unipolar homojunction with the drift zone 121*a*. The semiconductor substrate 500*a* may be a wafer, for
A mean dopant concentration in the field stop layer 128 may 5 example a monocrystalline silicon wafer. Out A mean dopant concentration in the field stop layer 128 may $\frac{5}{5}$ example a monocrystalline silicon wafer. Outside the illus-
he at least two times as high as a mean impurity concen-
trated portion the semiconductor s be at least two times as high as a mean impurity concen-
trated portion the semiconductor substrate 500a may include
tration in the drift zone 121 and may be at most one fifth of further doped and undoped sections, epitaxi tration in the drift zone 121 and may be at most one fifth of further doped and undoped sections, epitaxial semiconduction a maximum dopant concentration in the contact portion 129. a maximum dopant concentration in the contact portion 129.
In case of an avalanche event, the electric field may extend
into the field stop layer 128 and prevents or delays a local
interesses of the electric field strengt

100 may include metallic recombination centers 195 for depth ranging from 1 to 45 km, for example from 3 to 12 km.
reducing the charge carrier lifetime in the drift zone 121. The According to an embodiment, the depth of t recombination centers 195 may be platinum atoms. The 20 about 9 μ m. The trenches 190*a* may be evenly spaced at a recombination centers 165 reduce the number of charge pitch from about 1 to 10 μ m, for example from 3 carriers which have to be discharged from the semiconduc-
torem in the width of the trenches 190a may range from 0.5 to 5 μ m,
tor portion 100 when the semiconductor device 500 changes
from conducting body diode mode to

As described with reference to the previous FIGS., the 25 and covers portions of a main surface $101a$ of the selectrode 155 may be formed in recesses of the field ductor layer $100a$ between the trenches $190a$. gate electrode 155 may be formed in recesses of the field ductor layer 100a between the trenches 190a.
dielectric 165. The following FIGS. 6A to 6C refer to Silicon oxide is deposited by LPCVD, APCVD or
semiconductor devic semiconductor devices 500 with the gate electrode 155 PECVD using, for example, silane SH_4 , TEOS, or TEOS in
formed in a horizontal distance to the componention structure combination with ozone as precursor material. Du formed in a horizontal distance to the compensation struc-

As inistiated in Fig. 6A list mesa sections F/1 of the
semiconductor mesas 170 separate gate structures 150
including the gate electrode 150 and the gate dielectric 151
from the compensation structures 190, wherein the fi mesa sections 171 include the source zones 110 as well as
the body zones 115. Contact structures 315 electrically
connect field electrodes 165, source zones 110 and body
zones 115 with a first load electrode 310. As regard zones 115 with a first load electrode 310. As regards further crystalline silicon is deposited on the semiconductor sub-
details, reference is made to the description of the previous 40×100 at 6 fill the trenches 19 details, reference is made to the description of the previous $\frac{40}{40}$ strate 500*a* to fill the trenches 190*a*. The deposited conductively the material may be recessed to form a field electrode 165

tures 190 may be stripe-shaped and arranged in parallel to FIG. 7B illustrates the trenches $190a$ filled with conduc-
each other. According to another embodiment, the gate tive material forming the field electrodes 165, structures 150 may be stripe-shaped or may include buried 45 grown layer 161x as well as the deposited layer 161y gate segments arranged along straight gate lines, whereas the separating the field electrode 165 from the s gate segments arranged along straight gate lines, whereas the compensation structures 190 are spicular compensation compensation structures 190 are spicular compensation layer 100a. Exposed edges of the etched-back conductive structures arranged in compensation lines parallel to the material may be approximately flush with the main surf

stripe-shaped gate structures 150 or the gate lines.

FIG. 6B shows spicular compensation structures 190 so A sacrificial material may be deposited to fill resulting

arranged matrix-like in lines and rows and in meshes of grid-shaped, continuous gate structure 150. According to substrate $500a$ may be planarized at least up to the first another embodiment spicular compensation structures 190 surface 101, wherein portions of the thermally g may be arranged in lines with the compensation structures deposited layers $161x$, $161y$ in the trenches $190a$ form a field 190 in the odd compensation lines shifted to that in the even 55 dielectric 161. A mask layer 190 in the odd compensation lines shifted to that in the even 55 compensation lines by half the center-to-center distance compensation lines by half the center-to-center distance planarized main surface $101a$ and may be patterned by along the compensation lines. The gate structure 150 is a photolithography to form an etch mask 710 with open

a plurality of separated gate segments $150a$ arranged along 60 semiconductor layer $100a$ between neighboring ones of the parallel first gate lines and parallel second gate lines cross-
trenches $190a$. The outer portion parallel first gate lines and parallel second gate lines cross-
ing the first gate lines, e.g., orthogonally. Second mesa ing the first gate lines, e.g., orthogonally. Second mesa vertical edge between the semiconductor layer 100a and the sections 172 that may include portions of the source zones field dielectric 161 up to at least 200 nm, fo 110 as well as portions of the body zones 115 separate neighboring gate segments $150a$ from each other.

In the semiconductor device 500 of FIG. 5, the drain described above, wherein a plurality of identical semiconductor devices is formed on a common semiconductor

may be in a range from 5E15 cm⁻³ to 5E17 cm⁻³, for 15 side of the semiconductor substrate 500a.

EIG. 7A shows the trenches 190a that may have approxi-

Alternatively or in addition, the semiconductor portion

100

tures 190.

As illustrated in FIG. 6A first mesa sections 171 of the $\frac{\text{tagger}}{\text{100}}$ a heating treatment at a temperature below 1050° C., e.g., between

GS. tive material may be recessed to form a field electrode 165
Both the gate structures 150 and the compensation struc-
in the trenches 190a.

tive material forming the field electrodes 165, the thermally grown layer $161x$ as well as the deposited layer $161y$ material may be approximately flush with the main surface

surface 101, wherein portions of the thermally grown and along the compensation lines. The gate structure 150 is a photolithography to form an etch mask 710 with openings buried and continuous structure. 712 exposing outer portions of the field dielectric 161, In FIG. 6C the gate structure 150 is disrupted and includes wherein the outer portions directly adjoin portions of the plurality of separated gate segments 150*a* arranged along 60 semiconductor layer 100*a* between neigh field dielectric 161 up to at least 200 nm, for example about 350 nm into a direction of the corresponding field electrode ighboring gate segments 150*a* from each other. 65 165. The etch mask 710 covers the field electrodes 165 and FIGS. 7A to 7D refer to the manufacture of a semicon-
FIGS. 7A to 7D refer to the manufacture of a semicon-
 $\frac{$ FIGS. 7A to 7D refer to the manufacture of a semicon-
dure further portions of the field dielectric 161 directly adjoining
ductor device 500 such as a trench field plate FET as
the field electrode 165. Using the etch mask the field electrode 165. Using the etch mask 710 the material

of the field dielectric 161 is recessed selectively against the semiconductor material of the semiconductor layer $100a$.

FIG. 7C shows the etch mask 710 covering central portions of compensation structures 190 including the field electrode 165 and the field dielectric 161. The total thickness of the field dielectric 161 including the thermally grown portion 161 a and the not fully densified deposited portion 161b may range from 0.7 to 2.0 μ m, for example from 0.9 to 1.2 μ m. The material of the etch mask 710 has etch properties different from the etch properties of the 10 material(s) of the field dielectric 161 and the semiconductor layer $100a$. The openings 712 in the etch mask 710 expose outer portions of the compensation structures 190 directly adjoining semiconductor mesas 170 formed from sections of the semiconductor layer $100a$ between neighboring com- 15 pensation structures 190. In the outer periphery of the compensation structures 190 pockets 714 extend into peripheral portions of the field dielectric 161. The pockets 714 may have a vertical extension v2 of 200 nm to 1 μ m, for example 600 nm, and a width $w2$ of about 200 nm to 600 nm, e.g. 300 20 nm to 500 nm, by way of example.

According to another embodiment the pockets 714 may be formed by an etch that selectively recesses the not fully densified deposited portion $161b$ with respect to the thermally grown portion $161a$ and the semiconductor layer $100a$ 25 and without a mask covering the thermally grown portion 161*a*.
The etch mask 710 may be removed and a gate dielectric

30 151 may be formed by thermal oxidation, by deposition of a dielectric material, or by a combination of both.

According to an embodiment, a thermal portion of the gate dielectric 151 may be formed by thermal oxidation of the material of the semiconductor layer $100a$ at a temperature below or equal 1000° C. Then a non-thermal portion of the gate dielectric 151 may be formed by LPCVD, APCVD, 35 or PECVD, wherein silicon oxide is deposited using, e.g., TEOS as precursor material. A conductive material is deposited that fills the remaining space in the pockets 714.
FIG. 7D shows a gate electrode 155 resulting from the

deposited conductive material in the pockets 714 as well as 40 a gate dielectric 151 insulating the gate electrode 155 from the semiconductor layer 100*a*. The conductive material may be highly doped polycrystalline silicon. According to another embodiment, the gate electrodes 155 consist of or include one or more metal structures, e.g., a titanium nitride 45 (TiN) interface layer and/or a fill layer of tungsten (W).

Although specific embodiments have been illustrated and described herein, it will be appreciated by those of ordinary skill in the art that a variety of alternate and/or equivalent implementations may be substituted for the specific embodi- 50 ments shown and described without departing from the scope of the present invention . This application is intended to cover any adaptations or variations of the specific embodiments discussed herein . Therefore , it is intended that this invention be limited only by the claims and the equiva- 55
lents thereof.

What is claimed is:

1. A semiconductor device comprising:

- compensation structures extending from a first surface into a semiconductor portion, wherein sections of the 60 semiconductor portion between neighboring ones of the compensation structures form semiconductor mesas; and
- a field electrode in the compensation structures, wherein a field dielectric separating the field electrode from the 65 semiconductor portion comprises a thermally grown portion, which directly adjoins the semiconductor por-

tion, and a not fully densified deposited portion with a lower density than the thermally grown portion.

- 2. The semiconductor device of claim 1, wherein the thermally grown portion is thermal silicon oxide.
-
- 3. The semiconductor device of claim 1, wherein
- the not fully densified deposited portion is a silicon oxide based on a deposition process using tetraethyl ortho silicate as precursor material.
4. The semiconductor device of claim 1, wherein
-
- the not fully densified deposited portion has a lower density than after an anneal at 1100° Celsius for 30 minutes.
- 5. The semiconductor device of claim 1, wherein
- the not fully densified deposited portion has a density equal to or lower than after an anneal at 1050° Celsius for 30 minutes.
 6. The semiconductor device of claim 1, wherein
-
- in an etch solution containing a mixture of 33 wt. % ammonium fluoride NH₄F and 4.15 wt. % hydrofluoric acid, an etch selectivity between the not fully densified deposited portion and the thermally grown portion is between $(2:1)$ and $(4:1)$.
- 7. The semiconductor device of claim 1, wherein
- in an etch solution containing an mixture of 33 wt. %
ammonium fluoride NH₄F and 4.15 wt. % hydrofluoric acid, an etch selectivity between the not fully densified deposited portion and a fully densified deposited sili con oxide based on tetraethyl orthosilicate as precursor material is between $(2:1)$ and $(4:1)$.
8. The semiconductor device of claim 1, wherein
-
- a direction of mechanical stress induced into the semi-
conductor portion by the not fully densified deposited portion is opposite to a direction of mechanical stress
induced into the semiconductor portion by the thermally grown portion.
9. The semiconductor device of claim 1, wherein
-
- a ratio of a mean thickness of the thermally grown portion portion is at least 1:1 and at most 9:1.

10. The semiconductor device of claim 1, further comprising

a gate structure comprising a gate electrode, wherein a gate dielectric separates the gate electrode from the semiconductor mesas and wherein first mesa sections of the semiconductor mesas separate the gate structure

11. The semiconductor device of claim 1, further comprising

- a gate electrode in the compensation structures, wherein a gate dielectric separates the gate electrode from the semiconductor mesas and an intermediate dielectric separates the gate electrode and the field electrode.
-
- 12. The semiconductor device of claim 11, wherein a width of the gate electrode corresponds to a width of the thermally grown portion.

13. The semiconductor device of claim 11, wherein
-
- the intermediate dielectric separates the gate and field electrodes along a direction parallel to the first surface and in each compensation structure two segments of the gate electrode are formed on opposite sides of an
- 14. The semiconductor device of claim 11, wherein
- the gate dielectric comprises a thermal portion, which directly adjoins the semiconductor portion, and a not fully densified non-thermal portion having a lower density than the thermally grown portion.

the compensation structures are parallel stripes extending form second pn junc
in a direction parallel to the first surface. Semiconductor mesas.

the compensation structures are arranged in lines extend- $\frac{5}{10}$ prising:
ing in a direction parallel to the first surface and each a field stop zone formed in the semiconductor portion,

10 17. The semiconductor device of claim 1, further com-
prising: $\frac{\text{tration in the heat}}{\text{as in the drift zone}}$.

- a first load electrode and an interlayer dielectric directly $\begin{array}{r} 21. \text{ The semiconductor device of claim 19, wherein the drift zone contains metallic recombination centers.} \end{array}$ adjoining the first surface and separating the first ioda

electrode and the semiconductor portion, and 22. A trench field plate field effect transistor comprising:

sembers the semiconductor portion of the semiconductor p
- electrically connecting the first load electrode with the the compensation structures for the compensation semifield electrode.
Research a field electrode in the compensation structures, wherein
Research a field electrode in the compensation structures, wherein

- the first load electrode is electrically connected with the field electrode.
- 19. The semiconductor device of claim 1, further comprising:

a drift zone formed in the semiconductor portion, wherein a lower density than the thermal the drift zone forms first no junctions with body zones the drift zone forms first pn junctions with body zones

15. The semiconductor device of claim 1, wherein formed in the semiconductor mesas and the body zones the compensation structures are parallel stripes extending form second pn junctions with source zones in the

16. The semiconductor device of claim 1, wherein 20. The semiconductor device of claim 19, further com-

- ing in a direction parallel to the first surface and each a field stop zone formed in the semiconductor portion,
ine comprises a plurality of the compensation struc-
tures. unipolar homojunction and a mean net dopant concentration in the field stop zone is at least two times as high
	-
	-
	-
- trench field plate contact structures extending through the compensation structures extending from a first surface
interlayer dialectric and between two segments of the 15 the a semiconductor portion, wherein sections of t interlayer dielectric and between two segments of the ¹⁵ into a semiconductor portion, wherein sections of the 15
semiconductor portion between neighboring ones of gate electrode of the same compensation structure and
semiconductor portion between neighboring ones of
closing of the compensation structures form semiconductor
- 18. The semiconductor device of claim 1, wherein a field electrode in the compensation structures, wherein the first load electrode is electrically connected with the 20 a field dielectric separating the field electrode semiconductor portion comprises a thermally grown
portion, which directly adjoins the semiconductor portion, and a not fully densified deposited portion having a lower density than the thermally grown portion.