

US010714171B2

(54) NAND FLASH MEMORY SYSTEM STORING MULTI-BIT DATA AND READ/WRITE CONTROL METHOD THEREOF

- (71) Applicant: Toshiba Memory Corporation, See application file for complete search history.
Minato-ku, Tokyo (JP)
- (72) Inventors: **Manabu Tamiya**, Kanagawa (JP); (56) **References Cited Yasuyuki Ushijima**, Kanagawa (JP); (56) **References Cited Akihisa Ohta**, Tokyo (JP) **I**U.S. PATENT DOCUM
- (73) Assignee: Toshiba Memory Corporation, Tokyo (JP)
- (*) Notice: Subject to any disclaimer, the term of this patent is extended or adjusted under 35 U.S.C. 154(b) by 0 days.
- (21) Appl. No.: $15/915,597$ JP
-

(65) **Prior Publication Data**

(30) Foreign Application Priority Data

(57) ABSTRACT Aug. 28 , 2017 (JP) 2017-163352

 (51) Int. Cl.

(52) U.S. Cl.
CPC $GHC 11/5642$ (2013.01); $GHC 11/5628$ (2013.01) ; GIIC 11/5635 (2013.01); HOIL 27/11556 (2013.01); G11C 16/0408 (2013.01); GIIC 16/0483 (2013.01); GIIC 16/10

United States Patent (10) Patent No.: US 10,714,171 B2

Tamiya et al. (45) Date of Patent: Jul. 14, 2020

(45) Date of Patent: Jul. 14, 2020

(2013.01); GIIC 16/14 (2013.01); GIIC 16/26 (2013.01); HOIL 27/11582 (2013.01)

(58) Field of Classification Search None

U.S. PATENT DOCUMENTS

(Continued)

FOREIGN PATENT DOCUMENTS

US 2019/0066776 A1 Feb. 28, 2019 Primary Examiner — J. H. Hur
(74) Attorney, Agent, or Firm — White & Case LLP

According to one embodiment, a memory system comprising: a semiconductor storage device including a memory cell connected to a word line and capable of storing n-bit data (n is an integer of 2 or more); and a controller circuit, wherein the semiconductor storage device determines a value of the n-bit read data stored in the memory cell, by a first reading operation using k reading voltages different from each other (k is an integer equal to or higher than $2^{(n-1)}$ and less than $2\hat{n}-1$, and the controller circuit converts the value of the n-bit read data into data corresponding to $(k+1)$ decimal data.

20 Claims, 15 Drawing Sheets

(56) References Cited

U.S. PATENT DOCUMENTS

FOREIGN PATENT DOCUMENTS

* cited by examiner

ZA χ \odot - Y

FIG . 4

FIG . 6

FIG.7

FIG . 11

CONTROL METHOD THEREOF

APPLICATIONS

10 This application is based upon and claims the benefit of DETAILED DESCRIPTION priority from prior Japanese Patent Application No. 2017-
163352, filed Aug. 28, 2017, the entire contents of which are 10 general, according

FIG. 2 is a block diagram for explaining a configuration 1.1 Configuration
of a semiconductor storage device according to the first 30 The following is explanation of configuration of the

embodiment;
FIG. 3 is a circuit diagram for explaining a configuration and the Configuration of Memory System
of a memory cell array of the semiconductor storage device The following is explanation of a configuration examp

operation in the memory system according to the first which is instructed to be written from the host apparatus, to embodiment:
the semiconductor storage device 20 and reads data which

FIG. 8 is a schematic diagram for explaining a fluctuation 50 is instructed to be read from the host apparatus, from the of threshold voltage distribution in the memory system semiconductor storage device 20 and transmi of threshold voltage distribution in the memory system semiconductor storage device 20 and transmits the data to according to the first embodiment:
the host apparatus. The controller circuit 10 is connected to

operation in the memory system according to the first The semiconductor storage device 20 includes a plurality of embodiment;
55 memory cells, and stores data in a nonvolatile manner.

distribution obtained by the tracking operation in the each of signals /CE, CLE, ALE, /WE, /RE, /WP, /RB, and memory system according to the first embodiment; $I/O < 7:0>$ in accordance with the NAND interface, through

produced with the memory system according to the first to the semiconductor storage device 20 is a command. The embodiment:
signal ALE notifies the semiconductor storage device 20 that

operation in a memory system according to a second level, to the semiconductor storage device 20 is an address.
The signal /WE instructs the semiconductor storage device

NAND FLASH MEMORY SYSTEM STORING FIG. 14 is a timing chart for explaining the reading
MULTI-BIT DATA AND READ/WRITE operation in the memory system according to the second operation in the memory system according to the second embodiment: and

FIG. 15 is a schematic diagram for explaining a reading CROSS-REFERENCE TO RELATED ⁵ operation in a memory system according to a first modifi-
APPLICATIONS cation.

system includes: a semiconductor storage device including a
incorporated herein by reference.
memory cell connected to a word line and capable of storing FIELD n-bit data (n is an integer of 2 or more); and a controller circuit. The semiconductor storage device determines a value of the n-bit read data stored in the memory cell, by a Embodiments described herein relate generally to a
memory system and control method of the memory system.
The control method of the memory system.
 $2^{(n-1)}$ and less than 2^{n-1} . The controller circuit converts BACKGROUND
the value of the n-bit read data into data corresponding to
 20 (k+1) decimal data.

A memory system including a NAND flash memory
serving is explanation of embodiments with refer-
serving as a semiconductor storage device, and a controller
circuit controlling the NAND flash memory is known.
same functions

BRIEF DESCRIPTION OF THE DRAWINGS $\begin{array}{r} \text{sum} \text{ values and } \text{triangle and } \text{triangle.} \\ 25 \text{ A memory system according to a first embodiment} \\ \text{includes, for example, a semiconductor storage device serv-} \end{array}$ FIG. 1 is a block diagram for explaining a configuration ing as a NAND flash memory, and a controller circuit of a memory system according to a first embodiment; controlling operations of the semiconductor storage device.

according to the first embodiment;
FIG. 4 is a cross-sectional view for explaining the con- 35 with reference to FIG. 1. FIG. 1 is a block diagram illus-
figuration of the memory cell array of the semiconductor
storage dev FIG. 5 is a schematic diagram for explaining data that for example, a memory card or a solid state drive, and memory cell transistors can take, threshold voltage distriction of the forexample, an external host apparatus

memory cell transistors can take, threshold voltage distri-
bution of the memory cell transistors, and a voltage used for
reading the memory system 1 retains data from the
reading the memory cell transistors, according to abodiment;
FIG. 8 is a schematic diagram for explaining a fluctuation $\frac{1}{50}$ is instructed to be read from the host apparatus, from the cording to the first embodiment;
FIG. 9 is a schematic diagram for explaining a tracking the semiconductor storage device 20 through a NAND bus.

FIG. 10 is a schematic diagram for explaining bit count The NAND bus performs transmission and reception of distribution obtained by the tracking operation in the each of signals /CE, CLE, ALE, /WE, /RE, /WP, /RB, and FIG. 11 is a schematic diagram for explaining a tracking individual signal lines. The signal /CE is a signal to enable operation in a memory system according to a comparative 60 the semiconductor storage device 20. The si hodiment;
FIG. 13 is a command sequence for explaining a reading 65 signal I/O <7:0> provided, while the signal ALE is of "H"

troller circuit 10, and includes a command CMD, an address 20 to take in signal $1/O < 7.0$ provided, while the signal the host apparatus, and data obtained by subjecting the data /WE is of "L (Low)" level, to the semiconductor storage to the various arithmetic operations with th device 20 as data to be written. The signal /RE instructs the The host interface circuit 16 is connected with the host semiconductor storage device 20 to output signal $I/O \lt 7:0$ apparatus, and manages communications with semiconductor storage device 20 to output signal $1/O \le 7.0$ apparatus, and manages communications with the host apparatus data to be read. The signal /WP instructs the semicon- 5 ratus. The host interface circuit 16 trans ductor storage device 20 to prevent data writing and data commands and data received from the host apparatus to the erase. The signal /RE indicates whether the semiconductor processor 11 and the buffer memory 15, respectiv storage device 20 is in a ready state (a state of receiving a
command from an outside), or a busy state (a state of The following is explanation of a configuration example
receiving no command from the outside). The signa is substance of information transmitted and received diagram illustrating an example of configuration of the between the semiconductor storage device 20 and the con-

semiconductor storage device according to the first emb

The following is explanation of the controller circuit 10 of 26, a driver set 27, a row decoder 28, and a sense amplifier
the memory system 1 according to the first embodiment, module 29.
with reference to FIG. 1 continuou a memory (RAM: Random Access Memory) 12, an ECC (Error Check and Correction) circuit 13, a NAND interface circuit 14, a buffer memory 15, and a host interface circuit 16 .

troller circuit 10. The processor 11 issues a read command SU_2, \ldots). Each of the string units SU is a group of NAND based on the NAND interface to the semiconductor storage strings NS. Each of the NAND strings NS includ device 20, for example, in response to a data read command plurality of memory cell transistors. The number of blocks received from the host apparatus. The operation is also 30 in the memory cell array 21, the number of st received from the host apparatus. The operation is also 30 applicable to write operation and erase operation. The proapplicable to write operation and erase operation. The pro-

each block BLK, and the number of NAND strings in each

cessor 11 has functions of executing various arithmetic string unit SU may be set to any number. operations on the read data from the semiconductor storage The input/output circuit 22 transmits and receives the set of set of $\frac{1}{2}$ signal I/O to and from the controller circuit 10. The input/

SRAM (Static RAM) and a DRAM (Dynamic RAM), and address ADD in the signal I/O to the register 24. The used as a work area of the processor 11. The memory 12 input/output circuit 22 transmits and receives the write data used as a work area of the processor 11. The memory 12 input/output circuit 22 transmits and receives the write data retains firmware to manage the semiconductor storage and the read data to and from the sense amplifier mo device 20, and various tables used in writing and reading of The logic control circuit 23 receives the signals /CE, CLE, data to the semiconductor storage device 20. The details of 40 ALE, /WE, /RE, and /WP from the contro data reading and writing using the tables will be described logic control circuit 23 also transfers the signal /RB to the later. The memory 12 may be included in the controller controller circuit 10, to notify the outside later. The memory 12 may be included in the controller controller circuit 10, to notify the outside of the state of the circuit 10, or may be mounted on an external device (not semiconductor storage device 20 .

storage device 20. Specifically, in data writing, the ECC and transfers the command CMD to the sequencer 25.
circuit 13 generates an error correction code, and adds the The sequencer 25 receives the command CMD, and
error error correction code to write data. In data reading, the ECC controls the whole semiconductor storage device 20 in circuit 13 decodes read data on the basis of the ECC code, 50 accordance with the sequence based on the re circuit 13 decodes read data on the basis of the ECC code, 50 accordance with the sequence based on the received com-
and detects whether or not any error exists. When the error mand CMD. is detected, the ECC circuit 13 specifies bit position of the The voltage generator 26 generates a voltage necessary for an operation, such as data write, read, and erase, etc., on

semiconductor storage device 20 through the NAND bus, 55 voltage generator 26 supplies the generated voltage to the and manages communications with the semiconductor stor-
driver set 27. and manages device 20. The NAND interface circuit 14 transmits a The driver set 27 includes a plurality of drivers, and command CMD, an address ADD, and write data to the supplies various voltages from the voltage generato command CMD, an address ADD, and write data to the supplies various voltages from the voltage generator 26 to semiconductor storage device 20, in accordance with an the row decoder 28 and the sense amplifier module 29, on instruction from the processor 11. The NAND interface 60 circuit 14 also receives read data from the semiconductor circuit 14 also receives read data from the semiconductor 27 supplies various voltages to the row decoder 28, for example, on the basis of the row address in the address.

storage device 20 and the host apparatus. The buffer memory 15 is also used as storage area to temporarily store read data from the semiconductor storage device 20, write data from

semiconductor storage device according to the first embodi-ment.

ADD, and data DAT. The data DAT includes write data and 15 The semiconductor storage device 20 includes a memory read data.

cell array 21, an input/output circuit 22, a logic control circuit 1.1.2 Configuration of Control

BLK (BLK0, BLK1, ...). Each of the blocks BLK includes a plurality of nonvolatile memory cell transistors (not illustrated) associated with word lines and bit lines. Each of the blocks BLK serves as a data erase unit, and data in the same 25 block BLK is erased together. Each of the blocks BLK .
The processor 11 controls operations of the whole con-
includes a plurality of string units SU (SU0, SU1, strings NS. Each of the NAND strings NS includes a plurality of memory cell transistors. The number of blocks

The memory 12 is a semiconductor memory, such as a 35 output circuit 22 transfers the command CMD and the SRAM (Static RAM) and a DRAM (Dynamic RAM), and address ADD in the signal I/O to the register 24. The

illustrated) of the controller circuit 10. The register 24 retains the command CMD and the The ECC circuit 13 performs error detection and error 45 address ADD. The register 24 transfers the address ADD to The ECC circuit 13 performs error detection and error 45 address ADD. The register 24 transfers the address ADD to correction relating to the data stored in the semiconductor the row decoder 28 and also the sense amplifier

The NAND interface circuit 14 is connected with the the basis of the instruction from the sequencer 25. The semiconductor storage device 20 through the NAND bus, 55 voltage generator 26 supplies the generated voltage to th

the row decoder 28 and the sense amplifier module 29 , on the basis of the address from the register 24 . The driver set

The buffer memory 15 temporarily stores data and the like The row decoder 28 receives the row address in the received by the controller circuit 10 from the semiconductor address from the register 24, and selects a block BL address from the register 24, and selects a block BLK on the 65 basis of the row address. The voltage from the driver set 27 is transferred to the selected block BLK through the row decoder 28.

read data read from the memory cell transistor to the bit line, is referred to as "lower page", and a group of upper bits is and transfers the sensed read data to the input/output circuit referred to as "upper page". Speci and transfers the sensed read data to the input/output circuit referred to as "upper page". Specifically, the term "page"
22. In data writing, the sense amplifier module 29 transfers may also be defined as part of a memory 22. In data writing, the sense amplifier module 29 transfers may also be defined as part of a memory space formed in the the write data written through the bit line to the memory cell $\frac{1}{2}$ group of the memory cell tr

includes, for example, eight memory cell transistors MT to one string unit SU.
(MT0 through MT7), a selection transistor ST1, and a The semiconductor storage device 20 is provided on a selection transistor ST2. The number sistors MT is not limited to eight, but may be 16, 32, 64, or plane parallel with the surface of the semiconductor sub-
128. The number thereof is not limited. Each of the memory strate 30 is referred to as an XY plane, an 128. The number thereof is not limited. Each of the memory strate 30 is referred to as an XY plane, and a direction cell transistors MT includes a stacked gate including a perpendicular to the XY plane is referred to as Z cell transistors MT includes a stacked gate including a perpendicular to the XY plane is referred to as Z direction.

control gate and a charge storage layer. The memory cell The X direction and the Y direction are orthogo transistors ST1 and ST2. In the following explanation, the $A p$ -type well region 30*p* is provided on an upper portion term "connect" also includes the case where another con-
of the semiconductor substrate 30. A pluralit term " connect" also includes the case where another con-
ductive element is interposed there between.
strings NS provided on the p-type well region 30p. Specifi-

the string units SU0 through SU3 are connected to selection 30 gate lines SGD0 through SGD3, respectively. In addition, gate lines SGD0 through SGD3, respectively. In addition, through WL7) functioning as the word lines WL0 through gates of the selection transistors ST2 of all the string units WL7, and wiring layer 33 functioning as the sel gates of the selection transistors S12 of all the string units
SU in the block BLK are connected in common to a
selection gate line SGS. Control gates of the memory cell $\frac{30p}{.}$ An insulating film (not illustrated) is transistors MT0 through MT7 in the same block SLK are 35 the stacked wiring layers 31 through 33.
connected to word lines WLO through WL7, respectively. The wiring layer 31 is connected in common with gates of
Specifically connected in common to all the string units SU in the same MS in one block BLK. Each of the wiring layers 32 is block BLK, and the selection gate lines SGS are connected connected in common with control gates of the respec in common to all the string units SU in the same block BLK. 40 memory cell transistors MT of the NAND strings NS in one
By contrast, each selected gate line SGD is connected to block BLK. The wiring layer 33 is connected i By contrast, each selected gate line SGD is connected to block BLK. The wiring layer 33 is connected in common only one string unit SU in the same block BLK. With gates of the respective selection transistors ST1 of the a

memory cell array 21, the other ends of the selection Each of memory holes MH is provided to extend through transistors ST1 of the NAND strings NS in the same column 45 the wiring layers 33, 32, and 31 and reach the p-type $(m-1)$ (m is a natural number)). Each of the bit lines BL is (insulating film) 35, and a tunnel oxide film 36 are succes-
connected in common to NAND strings NS of the same sively provided on side surfaces of each memory

nected to a source line CELSRC. The source line CELSRC 37 is, for example, non-doped polysilicon, and functions as is connected in common to a plurality of NAND strings NS a current path of the NAND string NS. A wiring lay is connected in common to a plurality of NAND strings NS a current path of the NAND string NS. A wiring layer 38
functioning as the bit line BL is provided on an upper ends

the memory cell transistors MT in the same block BLK. By 55 As described above, the selection transistor ST2, the contrast, data read and write can be performed together on memory cell transistors MT, and the selection tra contrast, data read and write can be performed together on memory cell transistors MT, and the selection transistor ST1 a plurality of memory cell transistors MT connected in are successively stacked above the p-type well a plurality of memory cell transistors MT connected in are successively stacked above the p-type well region 30*p*,
common with one of word lines WL in one string unit SU in and one memory hole MH corresponds to one NAND s one block BLK. Such a group of memory cell transistors MT NS.
sharing a word line WL in one string unit SU may be referred 60 An n⁺ type impurity diffusion region 39 and a p⁺ type

transistor MT is capable of retaining two-bit data. The 65 CELSRC is provided on an upper surface of the contact plug two-bit data is referred to as a lower bit and an upper bit, $\frac{41. A}$ contact plug 43 is provided on

In data reading, the sense amplifier module 29 senses the group of the memory cell transistors in the same cell unit CU read data read from the memory cell transistor to the bit line, is referred to as "lower page", and a

the write data written through the bit line to the memory cell 5
transistors MT in the same cell unit
column address in the address from the register 24, and
outputs data of the column on the basis of the column
address.
1 memory cell array of the semiconductor storage device
according to the first embodiment, with reference to FIG. 3.
EIG . 3 is an example of a circuit discrem for exploring the
probability one block BLK, and a peripheral pa FIG. 3 is an example of a circuit diagram for explaining the one block BLK, and a peripheral part thereof. A plurality of configuration of the nemoty cell array of the semiconductor 15 structures of the NAND strings NS ill configuration of the memory cell array of the semiconductor 15 structures of the NAND strings NS illustrated in FIG. 4 are
storage device according to the first embodiment
arranged in the X direction, for example, and a gr storage device according to the first embodiment. arranged in the X direction, for example, and a group of As illustrated in FIG. 3, each of the NAND strings NS NAND strings NS arranged in the X direction corresponds

ctive element is interposed therebetween. strings NS provided on the p-type well region $30p$. Specifi-
In a block BLK, gates of the selection transistors ST1 of cally, for example, a wiring layer 31 functioning as the cally, for example, a wiring layer 31 functioning as the selection gate line SGS, eight wiring layers $32 \, (WLO)$

dy one string unit SU in the same block BLK. with gates of the respective selection transistors ST1 of the Among NAND strings NS arranged in a matrix in the NAND strings NS in one string unit SU.

column across a plurality of blocks BLK. Inside of each memory hole MH is filled with a semicon-
The other ends of the selection transistors ST2 are con- 50 ductor pillar (conductive film) 37. The semiconductor pillar ross the blocks BLK.
As described above, data erase is performed together on of the memory holes MH.

to as, for example, cell unit CU. Specifically, a cell unit CU impurity diffusion region 40 are provided in an upper portion is a group of memory cell transistors MT on which a writing of the p-type well region $30p$. A c p^+ type impurity diffusion region 40. A wiring layer 44

disclosed in, for example, "Three-dimensional stacked non-The structure of the memory cell array 21 may be another "1") of the lower bit changes structure. The structure of the memory cell array 21 is same as for the upper bit. disclosed in, for example, "Three-dimensional stacked non-
volatile semiconductor memory" being U.S. patent applica-
reading operation, the voltage BR dividing the state "A" and
tion Ser No. 12/407.403 filed on Mar 19, 200 tion Ser. No. 12/407,403 filed on Mar. 19, 2009. It is also the state "B" is used as the reading voltage. In the lower page
disclosed in "Three-dimensional stacked non-volatile semi-
reading operation, it is determined whe disclosed in "Three-dimensional stacked non-volatile semi-
conductor moment" heing U.S. notent englisedien Ser No. voltage of the memory cell transistor MR is less than the conductor memory" being U.S. patent application Ser. No. voltage of the memory cell transistor MR is less than the memory cell transistor MR is less than the memory cell transistor $\frac{10000 \text{ m/s}}{100000 \text{ m/s}}$ MR is less $12/406,524$ filed on Mar. 18, 2009, "Non-volatile semicon-
dustry atomse during and mathed for meantesting the strategy in the upper page reading operation, the voltage AR ductor storage device and method for manufacturing the
same" being U.S. patent application Ser. No. 12/679,991
these CD distinguishing the state "Er" and the state "A", and the state "C" and

threshold voltage, and a reading voltage of each data of the 25 "Er". In the first embodiment, writing and reading are memory cell transistor MT, with reference to FIG. 5. FIG. 5 performed without using the state "Er". is a schematic diagram illustrating an example data that ternary data are further associated with the states "A"
memory cell transistors of the semiconductor storage device through "C" excluding the state "Er" among the fo memory cell transistors of the semiconductor storage device through "C" excluding the semican take, threshold voltage distribution of the memory cell described above.

In the following explanation, data indicated with " Δ " (Δ) transistors, and a voltage used in reading thereof, according $\frac{30}{10}$ in the following explanation, data indicated with Δ (Δ) to the first embodiment. FIG. 5 illustrates an example of the is an any positive number) (such as "10") indicates binary
data, and data indicated with Δ " (such as "2") indicates case (MLC: Multi Level Cell) where two-bit data is retained
in each memory cell transistor MT in the memory cell array $\frac{1}{2}$ and data in addition, data indicated with $\frac{1}{2}$ (such as $\frac{1}{2}$) indicates
 $\frac{1}{2}$

ternary data . In addition , data indicated with <A> (such as in each memory cell transistor MT in the memory cell array <A>) indicates decimal data . In the following explanation , 21 . 35 data " 10 " , " 2 " , and < 2 > are data indicating the same quantity , When the memory cell transistor MT is capable of retain but they are distinguished from each other . ing two - bit data , the memory cell transistor MT is capable of In the example of FIG . 5 , the states " A " , " B " , and " C " are having four states in accordance with the threshold voltage . further associated with ' l ' , ' O ' , and " 2 " , respectively . The The four states are referred to as state " Er " , state " A " , state association of the binary data and the ternary data with the

The threshold voltage of the memory cell transistor MT in circuit 10. Data is basically retained as binary data in the the state "Er" is less than voltage AR, and corresponds to a controller circuit 10 and the semiconducto the state "Er" is less than voltage AR, and corresponds to a controller circuit 10 and the semiconductor storage device data erase state. The threshold voltage of the memory cell 20. For this reason, the conversion table i transistor MT in the state "A" is equal to or higher than the 45 as ternary data, but it suffices that information corresponding voltage AR, and less than voltage BR. The threshold voltage to the ternary data is stored as or higher than the voltage BR, and less than voltage CR. The 1.2.2 Reading Operation
threshold voltage of the memory cell transistor MT in the The following is explanation of a reading operation in the state "C" is equal to or higher than the voltage CR, and less 50 memory system according to the first embodiment, with than voltage VREAD. Among the four states distributed like reference to FIG. 6. than voltage. The voltage VREAD is a voltage applied to non-
verture to the cell unit CU in the semiconductor storage
with the state in which data voltage. The voltage VREAD is a voltage applied to non-
written to the cell selected word lines in a reading operation, and turning on the device 20 without using the state "Er" is output to the host
memory cell transistor MT regardless of the retained data. 55 apparatus through the controller cir

upper bit described above. Specifically, the relation between As illustrated in FIG. 6, the processor 11 issues a com-
the states "Er" to "C" and the lower bit and the upper bit is mand to read data written to each page in the states "Er" to "C" and the lower bit and the upper bit is mand to read data written to each page in the same cell unit as follows.

As described above, between data which are correspond- 65 Specifically, for example, in response to the command, the ing to the two adjacent states in the threshold voltage sequencer 25 designates the cell unit CU connecte

functioning as a well line CPWELL is provided on an upper
surface of the contact plug 43.
The structure of the memory cell array 21 may be another (9)
The structure of the memory cell array 21 may be another (1)
of the

same" being U.S. patent application Ser. No. $12/532,030$ filed on Mar. 25, 2010, and "Semiconductor memory and
method for manufacturing the same" being U.S. patent
method for manufacturing the same" being U.S. patent
app

system according to the first embodiment.
1.2.1 Retained Data and Threshold Distribution of uted into the state "Er", among the four states described 1.2.1 Retained Data and Threshold Distribution of uted into the state "Er", among the four states described
Memory Cell Transistor MT above, and data is read from the memory cell transistor MT with the threshold voltage that is not distributed into the state First, the following is explanation of retained data, a with the threshold voltage that is not distributed into the state
reshold voltage and a reading voltage of each data of the 25 "Er". In the first embodiment, writing

"B", and state "C", in the order from the lowest threshold 40 threshold voltage distribution are retained as a conversion voltage.

The threshold voltage of the memory cell transistor MT in circuit 10. Data is basically re

memory cell transistor MT regardless of the retained data. 55 apparatus through the controller circuit 10. More specifi-
The threshold voltage distribution is achieved by writing cally, FIG. 6 illustrates the case where de

follows.
 $\begin{array}{ll}\n 60 \text{ CU} \\
 \text{for the semiconductor storage device} \\
 20 \text{ through the State "Er": "11" (expressed in the order of "upper/lower"} \\
 \text{NAND interface circuit 14. When the semiconductor storage\n}\n \end{array}$ State "Er": "11" (expressed in the order of "upper/lower" NAND interface circuit 14. When the semiconductor storage device 20 receives the command, the semiconductor storage State "A": "01" device 20 receives the command, the semiconductor storage
State "B": "00" device 20 reads data from each page in the same cell unit CU State "B": "00" device 20 reads data from each page in the same cell unit CU
State "C": "10" in the memory cell array 21.

ing to the two adjacent states in the threshold voltage sequencer 25 designates the cell unit CU connected to nth
distribution, only one bit of the two-bit data changes. word line WLn in the ith string unit SUi in one bloc word line WLn in the ith string unit SUi in one block BLK,

as the reading target (each of n and i is an integer of $0 \le n \le 7$ ≤ 1261 is input from the host apparatus, as an example.
and $0 \le i \le 3$). In the example of FIG. 6, the threshold voltages Suppose that the memory cell of the memory cell transistors MT connected to the bit lines written is in the state " Er ".
BLO through BL7 in the cell unit CU are in states "B", "A", As illustrated in FIG. 7, the memory system 1 receives a
"C", "B", " "C", "B", "A", "C", "B", and "A", respectively. For this 5 command to write decimal input data <1261> from the host reason, the sequencer 25 controls the units 26 through 29, to apparatus. Specifically, the processor 11 re read out the read data string "00100100" from the upper data <1261> as binary reception data string "10011101101" page of the memory cell transistors MT in the cell unit CU, from the host apparatus, through the host interf page of the memory cell transistors MT in the cell unit CU, from the host apparatus, through the host interface circuit and read out the read data string "01001001" from the lower **16**.

page. The processor 11 converts the reception data string
As described above, no memory cell transistor MT in the "10011101101" into a ternary converted data string
state "Er" exists in the cell unit CU. For this reason, i 20 substantially determines the upper bits, not depending on data strings "00100100" and "01001001" from the contention the contention data string to a data string '01201201', on the basis of the conversion

"00100100" and "01001001" output from the input/output example, eight pieces of ternary data corresponding to the circuit 22 from the semiconductor storage device 20, values of the respective digits of the converted data s

' 01201201 ' from the two read data strings " 00100100 " and serving as the uppermost digit of the converted data string " 01001001", on the basis of the conversion table of the '01201201' into "00", converts data '1' serving as the second binary data and the ternary data retained in the memory 12. digit into "01", and data '2' serving as th Specifically, the processor 11 converts, for example eight 25 "10". In the same manner, the processor 11 converts data '0' pieces of binary data obtained by combining values of the serving as the fourth digit of the conver " 00100100" and " 01001001" into eight pieces of ternary serving as the sixth digit, data '0' serving as the seventh data '1' serving as the eighth digit into "00", "01",

More specifically, the processor 11 combines pieces of 30 "10", "00", and "01", respectively.
data of the uppermost digits of the two read data strings
"De processor 11 successively arranges the upper bits of
"00100100" an pieces of data of the second digits thereof to generate "01", "01", "10", "00", "01", "10", "00", and "01") in order, to and combines pieces of data of the third digits thereof to generate the first write data string "0010 generate "10". In the same manner, the processor 11 com- 35 sor 11 also successively arranges the lower bits of the bines pieces of data of the fourth through eighth digits of the obtained eight pieces of two-digit binary

into one eight-digit ternary data. Specifically, the processor string "01001001" described above corresponds to the write 11 converts the pieces of binary data "00", "01", and "10" data string for the lower page. 11 converts the pieces of binary data "00", "01", and "10" data string for the lower page.
into pieces of ternary data '0', '1', and '2'. Thereafter, the The processor 11 issues a command to write the obtained processor 11 combines the converted ternary data in the 45 two write data strings "00100100" and "01001001" to the order of the bit of the read data string, to obtain a converted same cell unit CU to the semiconductor stor

"10011101101".

The processor 11 outputs the obtained transmission data in the memory cell array 21.

The processor 11 outputs the obtained transmission data in the memory cell array 21.

Specifically, for example, the seq mission data string "10011101101" into decimal data, to unit SUi in one block BLK, as the reading target (each of n obtain <1261>. Strand is an integer of $0 \le n \le 7$ and $0 \le i \le 3$). The sequencer 25

1.2.3 Writing Operation of the writing operation in 60 μ m this manner, for example, data "0" is written to the the memory system according to the first embodiment, with upper page and "0" is written to the lower page the memory system according to the first embodiment, with upper page and "0" is written to the lower page in the reference to FIG. 7.

input from the host apparatus is written to the cell unit CU and "1" is written to the lower page in the memory cell
in the semiconductor storage device 20, through the con-65 transistors MT connected to the bit lines BL1, in the semiconductor storage device 20, through the con- 65 troller circuit 10, without using the state "Er". More spetroller circuit 10, without using the state "Er". More spe-
cifically, FIG. 7 illustrates the case where decimal data to the lower page in the memory cell transistors MT con-

with the reading voltage CR). The reading voltage CR ($\frac{1}{2}$ table of the binary data and the ternary data retained in the The processor 11 receives the two read data strings memory 12. Specifically, the processor 11 c The processor 11 receives the two read data strings memory 12. Specifically, the processor 11 converts, for "00100100" and "01001001" output from the input/output example, eight pieces of ternary data corresponding to the

through the NAND interface circuit 14. 20 '01201201' into eight pieces of two-digit binary data.
The processor 11 generates one ternary data string More specifically, the processor 11 converts the data "0"

'01201201' from

two read data strings "00100100" and "01001001", to gen-
erate the second write data string "01001001". The
erate "00", "01", "10", "00", "01", "10", "00", and "01". obtained two write data strings are, for example, data s Thereafter, the processor 11 converts each of the obtained written to the same cell unit CU. Specifically, the first write eight pieces of two-digit binary data into one-digit ternary 40 data string "00100100" described ab

data string '01201201'.
The processor 11 converts the converted data string ductor storage device 20 receives the command, the semi-The processor 11 converts the converted data string ductor storage device 20 receives the command, the semi-

'01201201' into a binary transmission data string conductor storage device 20 writes data based on the two 01201201 ' into a binary transmission data string conductor storage device 20 writes data based on the two so write data strings described above to the same cell unit CU

tain <1261>. 55 and i is an integer of $0 \le n \le 7$ and $0 \le n \le 3$. The sequencer 25 With the operation described above, data is read from the controls the units 26 through 29, to write the write data string semiconductor storage device 20, without using the state "00100100" to the upper page of the memory cell transistors "Er".
"Er". MT in the cell unit CU, and write the write data string

ference to FIG. 7.
FIG. 7 schematically illustrates the state in which data BL0, BL3, and BL6. Data "0" is written to the upper page to the lower page in the memory cell transistors MT con-

threshold voltage from the state "Er", for each of all the increased, the number of on-cells rapidly increases at a memory cell transistors MT in the cell unit CU. Specifically, voltage slightly smaller than the voltage VA memory cell transistors MT in the cell unit CU. Specifically, voltage slightly smaller than the voltage VA serving as the in writing to the cell unit CU, data is written in a state in median of the state "A", and dM/dV bec

with which the threshold voltages of the memory cell 15 on-cells reduces, and has the minimum value at a certain transistors MT in the same cell unit CU are uniformly value. The increase rate in the reading voltage becomes distributed to states "A" through "C", but the structure is not when the threshold voltage distribution of the state "A" does limited thereto. For example, even when the threshold not overlap the threshold voltage distribu voltages in the cell unit CU are not uniformly distributed to "B". By contrast, when the threshold voltage distributions states "A" through "C" only with one write data, the 20 overlap, the increase rate has a certain min controller circuit 10 is capable of performing adjustment that is not zero. Thereafter, when the reading voltage is such that the threshold voltages in the cell unit CU are further increased, the increase rate of the numbe such that the threshold voltages in the cell unit CU are further increased, the increase rate of the number of on-cells uniformly distributed to states "A" through "C", in combi-
increases again, and dM/dV becomes maximum uniformly distributed to states "A" through "C", in combination with another write data. This adjustment removes nation with another write data. This adjustment removes voltage slightly smaller than voltage VB serving as the nonuniformity in threshold voltage distribution in the cell 25 median of the state "B".

tracking operation, as an example of the tracking operation operation is performed using a voltage $V2$ larger than the executed in the memory system according to the first voltage $V1$ by ΔV . The number of on-cells in

In FIG. 5 explained above, threshold voltage distributions memory cell transistors MT that are newly turned on when of respective pieces of data are independent of each other. the reading voltage applied to the selected wo of respective pieces of data are independent of each other. the reading voltage applied to the selected word line WL
For this reason, correct data can be read out by setting the increases from V1 to V2 is (M2–M1).

However, for various factors, the threshold voltage of the memory cell transistor MT may fluctuate. As a result, each memory cell transistor MT may fluctuate. As a result, each number of memory cell transistors MT that are newly turned
of the threshold voltage distributions of data in FIG. 5 may on when the reading voltage applied to the of the threshold voltage distributions of data in FIG. 5 may on when the reading voltage applied to the selected word have a larger width, or may move, and the adjacent distri-
line WL increases from V2 to V3 is (M3–M2). I

distributions of the states "A" and "B" are as illustrated in than the voltage V2.

FIG. 8(A). However, due to causes such as disturb, suppose Thereafter, a reading operation is performed using voltage

that the threshold illustrated in FIG. 8(B). In this state, when reading is 50 in the reading operation is M4. When "(M3-M2)<(M4-
performed with reading voltage BRdef originally set, the M3)" is satisfied, a histogram as illustrated in FI performed with reading voltage BRdef originally set, the M3)" is s
read data of the memory cell transistor MT corresponding to obtained. a hatched region becomes an error. When the number of With the result described above, the threshold voltage error bits exceeds the error correctable bit number of the distribution as illustrated with a dashed line in FIG.

In such a case, it is desirable to set a voltage (for example, a voltage BRopt with the least overlap of the threshold a voltage BRopt with the least overlap of the threshold between the state "A" and the state "B" is located between voltage distributions) with a smaller overlap of the threshold the voltage V2 and the voltage V3. voltage distributions of the two levels, as new reading The change quantity (bit count) of the number of on-cells voltage, to reduce the number of error bits. 60 is extracted by, for example, changing the reading voltage

FIG. $9(A)$ is a graph illustrating threshold voltage distribu-
tions of the state "A" and the state "B", as an example of generally called Vth tracking. distributions of the threshold voltages of the memory cell 1.2.4.2 Distribution of Bit Counts
transistors MT. FIG. 9(B) is a graph illustrating change of 65 The following is explanation of distribution of the bit transistors MT. FIG. $9(B)$ is a graph illustrating change of 65 The following is explanation of distribution of the bit the number (the number of on-cells) of memory cells count obtained by Vth tracking operation in the changed to an on-state for a certain reading voltage. FIG. system according to the first embodiment, with reference to

nected to the bit lines BL2 and BL5. For this reason, the $9(C)$ is a histogram illustrating the change quantity (bit threshold voltage states of the memory cell transistors MT count) of the number of on-cells in the range threshold voltage states of the memory cell transistors MT count) of the number of on-cells in the range of the reading
connected to the bit lines BL0 through BL7 in the cell unit voltage. FIG. 9(B) and FIG. 9(C) are plott

which all the bit lines BL are released from an inhibit state. 10 The median is a voltage with the highest probability of the With the operation as described above, data is written to threshold voltage distribution in FIG. With the operation as described above, data is written to threshold voltage distribution in FIG. 9(A), M represents the the cell unit CU in the semiconductor storage device 20 such number of on-cells, and V represents the the cell unit CU in the semiconductor storage device 20 such number of on-cells, and V represents the reading voltage to that the "Er" state is removed.

that the "Er" state is removed. The example of FIG. 7 illustrates the case of writing data voltage is increased more, the increase rate of the number of the which the threshold voltages of the memory cell 15 on-cells reduces, and has the minimum value at not overlap the threshold voltage distribution of the state "B". By contrast, when the threshold voltage distributions

unit CU, and suppresses deterioration in error correction
change in the cumulative value of the number of on-cells
capability.
1.2.4 Tracking Operation
the two levels, that is, the position of the reading voltage
The follo emory system according to the first embodiment. 30 of the two levels. For example, first, a reading operation is
1.2.4.1 Outline of Tracking Operation 1.2.4.1 Outline of Tracking Operation 1.2.4.1 Outline of Tracking Operation performed using a reading voltage V1. The number of First, the following is explanation of an outline of a Vth on-cells in the reading operation is M1. Thereafter, a reading embodiment.
In FIG. 5 explained above, threshold voltage distributions are number of memory cell transistors MT that are newly turned on when

reading voltage between threshold voltage distributions of Thereafter, a reading operation is performed using voltage
respective pieces of data. 40 V3 larger than the voltage V2 by ΔV . The number of on-cells
Howev butions may overlap. FIG. 8 illustrates such a state. 45 when "(M2–M1)>(M3–M2)" is satisfied, the voltage at For example, directly after writing, the threshold voltage which dM/dV is minimum is considered to be at least hi

distribution as illustrated with a dashed line in FIG. $9(C)$ can be estimated, on the basis of the change quantity of the ECC circuit 13, proper correction of the data is impossible. 55 be estimated, on the basis of the change quantity of the In such a case, it is desirable to set a voltage (for example, number of on-cells, and it can be esti

FIG. 9 is a schematic diagram for explaining Vth tracking. and tracking the state of change of the number of bits of the FIG. 9(A) is a graph illustrating threshold voltage distribu-
FIG. 9(A) is a graph illustrating thres

the memory cell transistors MT, to which data has been of the memory cell transistors MT is positive, in writing of written, in the memory system according to the first embodi-
wo-bit data to the same cell unit CU. In this

As described above, when the writing operation is per $\frac{0 \text{ } \text{ } }$ the bit coule first could distributions for all the memory cell the mem formed in the first embodiment, the threshold distributions
of the memory cell transistors MT are distributed into the land distribution, the memory cell transistor MT in a state in

is formed in two positions, that is, a position between the state "A" and the state "A" and the state "B", and a position between the state threshold voltage of the memory cell transistor MT to "B" and state "C". In this m and CRopt after tracking can be estimated as optimum peak than that in the state "Er". This structure improves the values of the reading voltages BR and CR. No "Er" state $_{20}$ reliability of the retained data. exists in the cell unit CU in which the writing operation is In an operation of reading the upper page, the semicon-
executed in the first embodiment. With the structure, ductor storage device 20 substantially determines t

unit CU includes only memory cell transistors M having the Specifically, the semiconductor storage device 20 deter-
threshold voltages of the state "A" or more. This structure mines the two-bit data by a reading operation enables check of distributions of the threshold voltages for 30 reading voltages, in reading of data from the memory cell
all the memory cell transistors MT subjected to reading with transistor MT to which data has been wr the Vth tracking operation. Specifically, the total number of the state "Er". The controller circuit 10 generates data obtained bit counts agrees with the total number of memory corresponding to the ternary data string, on obtained bit counts agrees with the total number of memory corresponding to the ternary data string, on the basis of the cell transistors MT subjected to the Vth tracking operation. data string of the two-bit data determin

phenomenon in which the charges accumulated in the charge 2. Second Embodiment
cumulative layer move to a charge cumulative layer of 40 The following is explanation of a memory system accordcumulative layer move to a charge cumulative layer of 40 The following is explanation of a memory system accord-
another memory cell transistor. Because this causes fluctua-
ing to the second embodiment. The second embodim

FIG. 11 is a schematic diagram for explaining the tracking 45 operation in a comparative example. FIG. $11(A)$ illustrates operation in a comparative example. FIG. $11(A)$ illustrates are omitted, and structures and operations different from the state in which the threshold voltages are distributed into those of the first embodiment will be ma four states including the state "Er". FIG. 11(B) illustrates the 2.1 Reading Operation
state in which a bit count distribution in the case where the The following is explanation of a reading operation in the Vth tracking operation is performed on the cell unit with the 50 memory system according to the second embodiment.

threshold voltage distributions illustrated in FIG. 11(A). 2.1.1 Command Sequence

FIG. 12 is a schematic

variations of the characteristic value occurring in manufac-
turing the state in FIG. 13, the controller circuit 10 issues
turing, the threshold voltage may vary between the memory
a prefix command "XXh". The command "XXh" turing, the threshold voltage may vary between the memory a prefix command "XXh". The command "XXh" is a cell transistors. In this manner, the threshold voltage distri-
command to announce that reading of data written with bution of the state "Er" may have a relatively large width in using the state "Er", for the semiconductor storage device 20 comparison with the other states. In addition, as described 60 by the controller circuit 10. There comparison with the other states. In addition, as described 60 above, the Vth tracking operation uses the reading voltage of above, the Vth tracking operation uses the reading voltage of 10 issues a first read command "00h", and thereafter issues 0 V or more. In this manner, calculating the bit count is an address (including the column address, difficult for the portion in which the threshold voltage is and the page address), for example, for five cycles. There-
negative in the memory cell transistor in the state "Er". This after, the controller circuit 10 issues negative in the memory cell transistor in the state " Er ". This after, the controller circuit 10 issues a second read command causes difficulty in detecting the valley position between the 65 "30h". state "Er" and the state "A", and estimating an optimum When the command "30h" is stored in the register 24, the reading voltage ARopt.

FIG. 10. FIG. 10 illustrates an example of a bit count In the first embodiment, as illustrated in FIG. 12, a writing distribution obtained by executing Vth tracking operation on operation is executed such that the threshol when the writing operation is nergies according to the Vth tracking operation enables acquisition
As described above when the writing operation is nergies to the bit count distributions for all the memory cell tran-

of the memory cell transistors MT are distributed into the In addition, the memory cell transistor MT in a state in $\frac{1}{2}$ which data is written thereto has one of the three states of state "A" through state "C", and not distributed into the state which data is written thereto has one of the three states of $\frac{1}{2}$ ". This structure removes the necessity for "Er". For this reason, as illustrated in FIG. 10, the distribu- 10^{10} A unrough C. This structure removes the necessity for tion of the bit count forms three peaks corresponding to the state "Er" from the state "A", re tion of the bit count forms three peaks corresponding to the
state "A" through the state "C".
When the threshold voltage distributions overlap between
adjacent levels, a valley position with the minimum bit count
is formed

because no valley position is formed between the state "Er" bits, on the basis of a reading result with the reading voltage
and the state "A", no reading voltage ARopt after tracking CR, not on the basis of a reading resul In the Vth tracking operation, the reading voltage in a semiconductor storage device 20 determines the data, on the range of 0 V or more is applied. As described above, the cell basis of a reading result with the reading v ll transistors MT subjected to the Vth tracking operation. data string of the two-bit data determined in each cell unit 1.3 Effect of the Present Embodiment 35 CU, and outputs the data to the host apparatus. This structure 1.3 Effect of the Present Embodiment
The first embodiment improves the reliability of the enables the controller circuit 10 to read information without The first embodiment improves the reliability of the enables the controller circuit 10 to read information without retained data. The following is explanation of the effect. excess or shortage, from the memory cell transis tained data. The following is explanation of the effect. excess or shortage, from the memory cell transistor MT to Increase in the number of writes and reads causes a which data has been written without the state "Er".

tions in the threshold voltage, a tracking operation is per-
formed in data reading, to detect an optimum reading
formed in data reading, to detect an optimum reading
woltage AR is omitted in the upper page reading operati

embodiment.
As illustrated in FIG. 11, the state "Er" depends on 55 to FIG. 13.

reading operation for the data written without using the state 3. Modifications

"Er". The logic control circuit 23 changes the signal /RB to The first embodiment and the second embodiment "Er". The logic control circuit 23 changes the signal /RB to The first embodiment and the second embodiment the level "L", to notify the controller circuit 10 that the described above are not limited to the examples descri the level "L", to notify the controller circuit 10 that the described above are not limited to the semiconductor storage device 20 is in the busy state. During above, but can be variously modified. the reading operation (illustrated as period " \hat{R} " in FIG. 13), \hat{S} 3.1 First Modification . The reading operation operation the reading contresponding to . If \hat{S} is reading from the reading corresponding to data for one page is read from the region corresponding to For example, the second embodiment described above
the address transmitted from the controller circuit 10. The illustrates the case of applying the reading voltage the address transmitted from the controller circuit 10. The illustrates the case of applying the reading voltages BR and
logic control circuit 23 changes the signal /RB to the level CR that are the same as those in the cas logic control circuit 23 changes the signal /RB to the level CR that are the same as those in the case of reading data
"U" to notify that the comiconductor storege dovice 20 is in written using the state "Er", in the case " H", to notify that the semiconductor storage device 20 is in the ready state.

out issuing a command "XXh", a reading operation for the the state " B " and the state " C ". More specifically, for data written using the state " Er " is performed as usual. For example, a value larger than 0 V is set a example, the controller circuit 10 may store information to BR'. A value larger than the reading voltage BR' and smaller determine, for each cell unit CU, whether the written data is than the voltage VREAD is set as the re data written using the state "Er", as a table. This structure 25 Setting the reading voltage BR' and CR' described above enables the controller circuit 10 to recognize the type of the enables use of all the range of the vo

The following is explanation of an example of a timing chart of the reading operation in the memory system accord- 30 chart of the reading operation in the memory system accord- 30 in one state, in comparison with the case of using the state ing to the second embodiment, with reference to FIG. 14. "Er", reduces overlapping of the threshol

As illustrated in FIG. 14, from time T1 through time T3, tions between the states, and improves the reliability of data.
a reading operation for the NAND string NS connected to a 3.2 Second Modification certain bit line BL is performed. In FIG. 14, a word line WL The first embodiment and the second embodiment connected to the memory cell transistor MT serving as write 35 described above illustrate the case where each of t connected to the memory cell transistor MT serving as write 35 target in the NAND string NS is referred to as selected word target in the NAND string NS is referred to as selected word
line WL, and a word line WL connected to the memory cell
transistors MT is a MLC capable of storing
tine WL, and a word line WL connected to the memory cell
twotransistor MT not serving as write target is referred to as example, the first embodiment and the second embodiment non-selected word line WL.

At time T1, the row decoder 28 applies voltage VREAD 40 from the voltage VSS (for example, 0 V) to the non-selected from the voltage VSS (for example, 0 V) to the non-selected Cell) capable of storing three-bit data, or a memory cell word lines, and applies voltage BR to the selected word line capable of storing four-bit data or more. WL. The sequencer 25 read the lower page by performing For example, in the case of causing the memory cell strobe during a period from time T1 through time T2, to transistor MT to retain three-bit data without using the st

decoder 28 continuously applies the voltage VREAD to the non-selected word lines, and applies voltage CR to the non-selected word lines, and applies voltage CR to the data into septenary data, to enable reading of data without selected word line WL. The sequencer 25 read the upper excess or shortage. page by performing strobe during a period from time T2 50 Because the value of the voltage VREAD is determined
through time T3, to determine the upper bits.
by design of the semiconductor storage device 20, the range

At time T3, the row decoder 28 applies the voltage VSS to the non-selected word lines WL and the selected word line

With the operation described above, three pieces of data 55 "01", "00", and "10" are read from the memory cell tran-" 01", " 00", and "10" are read from the memory cell tran-
sistors MT.
be retained is large, to ease the restrictions accompanying

cuit 10 issues commands that are different between the case $60 - 3.3$ Third Modification of reading data written using the state "Er", and the case of The first and the second embodiments described above of reading data written using the state "Er", and the case of reading data written without using the state "Er". This reading data written without using the state "Er". This illustrate the case where one state (state "Er") is not used for structure enables omission of the operation of applying the an MLC that can have four states, but the reading voltage AR serving as substantially unnecessary limited thereto. For example, the first and the second
reading voltage, in the case of reading data written without 65 embodiments described above are also applicable reading voltage, in the case of reading data written without 65 using the state "Er". This structure shortens the time using the state "Er". This structure shortens the time same manner to the case where reading and writing are required for a reading operation.

 15 16

the ready state.

The ready state the semiconductor storage device 20 becomes the limited thereto.

The state of the structure is not limited thereto.

When the semiconductor storage device 20 becomes the
ready state, the controller circuit 10 repeatedly asserts the
signal /RE. Each time the signal /RE is toggled, data read
from the memory cell array 21 is transmitted to

formed.
When the subsequent reading operation is executed with-
out issuing a command "XXh", a reading operation for the the state "B" and the state "C". More specifically, for

data written to the cell unit CU, with reference to the table. The voltage VREAD as a width of the threshold voltage that
2.1.2 Timing Chart the reference to the table. This structure the three states "A" through "C" can h the three states " A " through " C " can have. This structure increases the width of the threshold voltage that can be taken g to the second embodiment, with reference to FIG. 14. " Er", reduces overlapping of the threshold voltage distribu-
As illustrated in FIG. 14, from time T1 through time T3, tions between the states, and improves the relia

described above are also applicable to the case where each of the memory cell transistors MT is a TLC (Triple Level

strobe during a period from time T1 through time T2, to transistor MT to retain three-bit data without using the state determine the lower bits. 45 °C ; the semiconductor storage unit 20 applies the reading After the lower bits are determined, at time T_2 , the row voltages six times that is less by one than usual, to determine coder **28** continuously applies the voltage VREAD to the the three-bit data. The controller circu

by design of the semiconductor storage device 20, the range in which the threshold voltage of one state can be distributed to the non-selected word lines WL and the selected word line is limited, as the number of bits that can be retained in one WL, to end the reading operation. memory cell transistor MT increases. For this reason, the first embodiment and the second embodiment should be stors MT.

2.2 Effect of the Present Embodiment

2.2 Effect of the Present Embodiment the controller cir-

2.4 Effect of the Present embodiment, the controller cir-

2.4 Effect of the second embodiment, the controller cir-

performed without using two or more states including the

state "Er", on a memory cell transistor MT capable of substrate (silicon substrate), and above which the memory retaining bits of the larger number than that of TLC or the cells are arranged, falls within a range of, for e

rality of state including the state "Er", the semiconductor 19.8 V through 21 V.
storage device 20 applies the reading voltage four times or The time (tErase) of the erasing operation may fall within storage device 20 applies the reading voltage four times or The time (tErase) of the erasing operation may fall within more and less than seven times, to determine the three-bit a range of, for example, one of 3000 µs thro data. The controller circuit 10 converts the read data into 4000 µs through 5000 µs, and 4000 µs through 9000 µs.
quinary through septenary data, to enable reading of data 10 Each of the memory cells includes a charge cumu without excess or shortage. Specifically, in the case of layer disposed on the semiconductor substrate (silicon sub-
retaining n-bit data, the semiconductor storage device 20 strate), with a tunnel insulating film with a t applies the reading voltage k times $(2^{\circ}(n-1)\le k\le 2^{\circ}n-1)$, to determine the n-bit data. The controller circuit 10 also converts the read data into (k+1) decimal data, to enable 15 insulating film made of SiN or SIGN with a thickness of 2 reading of data without excess or shortage.

through 3 nm, and polysilicon with a thickness of 3 throug

applied to the selected word line in a reading operation of between a lower High-k film having a thickness of 3 through level A falls within a range of, for example, 0 V through 0.55 10 nm and an upper High-k film having a V. The voltage is not limited thereto, but may fall within a through 10 nm. An example of the High-k film is HfO. The range of one of 0.1 V through 0.24 V, 0.21 V through 0.31 thickness of the silicon oxide film may be set range of one of 0.1 V through 0.24 V, 0.21 V through 0.31 thickness of the silicon oxide film may be set larger than the V, 0.31 V through 0.4 V, 0.4 V through 0.5 V, and 0.5 V 25 thickness of the High-k film. A control el

operation of level B falls within a range of, for example, 1.5 a thickness of 3 through 10 nm interposed therebetween. The V through 2.3 V. The voltage is not limited thereto, but may work function adjustment material is a fall within a range of one of 1.75 V through 1.8 V, 1.8 V 30 such as TaO, or a metal nitride film, such as TaN. The control through 1.95 V, 1.95 V through 2.1 V, and 2.1 V through 2.3 electrode may be fo

operation of level C falls within a range of, for example, $3.\overline{0}$ While certain embodiments have been described, these V through 4.0 V. The voltage is not limited thereto, but may 35 embodiments have been presented b fall within a range of one of 3.0 V through 3.2 V, 3.2 V and are not intended to limit the scope of the inventions.
through 3.4 V, 3.4 V through 3.5 V, 3.5 V through 3.7 V, and Indeed, the novel embodiments described herei

and a verifying operation. In the writing operation, the forms or modifications as would fall within the scope and voltage applied initially to the word line selected in the spirit of the inventions. programming operation falls within a range of, for example, 45 What is claimed is:
13.7 V through 14.3 V. The voltage is not limited thereto, but 1. A memory system comprising: 13.7 V through 14.3 V. The voltage is not limited thereto, but 1. A memory system comprising:

may fall within a range of one of 13.7 V through 14.0 V, and a semiconductor storage device including m memory cells may fall within a range of one of 13.7 V through 14.0 V, and 14.0 V through 14.7 V.

writing to the word line of an odd number may be set 50 of storing n-bit data (n is an integer of 2 or more); and different from the voltage initially applied to the selected a controller circuit,

When ISPP (Incremental Step Pulse Program) is adopted determine values of m pieces of n-bit read data stored for the programming operation, an example of the step-up in the all of m memory cells, by a first reading operati 55

The voltage applied to the non-selected word lines may an integer equal to the non-selected word lines may an integer fall within a range of, for example, 7.0 V through 7.3 V. The $2^{\circ}n-1$, voltage is not limited thereto, but may fall within a range of the controller circuit is configured to convert the deter-
7.3 V through 8.4 V, or be less than 7.0 V. The mined values of m pieces of n-bit read data into dat

The pass voltage to be applied may be changed according ω corresponding to $(k+1)$ decimal data of m digits, and whether the non-selected word line is a word line of an the all of the m memory cells have a positive thre to whether the non-selected word line is a word line of an odd number or a word line of an even number.

The time (tProg) of the writing operation may fall within using a negative threshold voltage corresponding a range of, for example, one of 1700 us through 1800 us, erased state, during the first reading operation. 65

a range of claim 1, wherein In the erasing operation, the voltage initially applied to the the controller circuit is configured in the erasing operation, the voltage initially applied to the well formed in the upper portion of the semiconductor

For example, in the case of causing the memory cell
transition of 13.7 V through
transition MT to retain three-bit data without using a plu- s 14.8 V, 14.8 V through 19.0 V, 19.0 V through 19.8 V, and
rality of state inclu

strate), with a tunnel insulating film with a thickness of 4 through 10 nm interposed therebetween. The charge cumulative layer may have a stacked structure formed of an insulating film made of SiN or SIGN with a thickness of 2 3.4 Others 8 nm. Metal such as Ru may be added to the polysilicon
In each of the embodiments and each of the modifications layer. The insulating film is formed on the charge cumulative
described above, the following matter scribed above, the following matters are applicable. layer. The insulating film includes a silicon oxide film
In a multi-level reading operation (read), the voltage 20 having a thickness of 4 through 10 nm and interposed through 0.55 V.
The voltage applied to the selected word line in a reading lating film, with a work function adjustment material having lating film a through 0.55 V.

V. In addition, an air gap may be formed between the The voltage applied to the selected word line in a reading memory cells.

7 V through 4.0 V.
The time (tR) of the reading operation may fall within a comissions, substitutions and changes in the form of the The time (tR) of the reading operation may fall within a omissions, substitutions and changes in the form of the range of one of 25 μ s through 38 μ s, 38 μ s through 70 μ s, and 40 embodiments described herein ma 70 us through 80 us. The spirit of the inventions. The accompanying
The writing operation includes a programming operation claims and their equivalents are intended to cover such
and a verifying operation. In the writing o

- 14.7 V. (m is an integer of 2 or more) connected to a word line.
The voltage initially applied to the selected word line in the in common, each of the m memory cells being capable
- word line in writing to the word line of an even number.
When ISPP (Incremental Step Pulse Program) is adopted determine values of m pieces of n-bit read data stored voltage is approximately 0.5 V. \qquad 55 using k reading voltages different from each other (k is a first reading voltages different from each other (k is an integer equal to or higher than 2^{n-1}) and less than
	-
	- voltage corresponding to a programmed state, without using a negative threshold voltage corresponding to an

the controller circuit is configured to issue a first read
command and a second read command, and

-
- the first read command, and
determine values of m pieces of n-bit read data, by a
the all of the m memory cells have a positive threshold
determine values of m pieces of n-bit read data, by a

ages different from each other in accordance with
receiving the second read command.
3. The system of claim 2, wherein a value of one of the
reading voltages used in the first reading operation is
ferent from any value of

second reading operation.

4. The system of claim 2, wherein a difference between receiving the first read command, and

true of inextine values of meritian values of meritian values of meritian values of meritian values o two adjacent reading voltages in the reading voltages used in determining values of m pieces of n-bit read data, by a
second reading operation using $(2^n - 1)$ reading voltthe first reading operation is larger than a difference between second reading operation using $(2 \text{ n} - 1)$ reading volt-
two adjacent reading voltages in the reading voltages used in 15 ages different from each other in two adjacent reading voltages in the reading voltages used in 15 ages different from each other in the second reading operation.

-
- the semiconductor storage device further includes m bit $\frac{15}{15}$. The method of claim 11, further comprising:
lines different from each other and electrically connect-
converting each of the m nieces of n-bit read d
-

voltage and have no negative threshold voltage.
Examples the sected by a set of the method function of the converting $(k+1)$ decimal data of m digits corresponding

configured to convert each digit of the $(k+1)$ decimal data of the memory system of the memory the m digits into one n-bit data.
 o The system of claim 1, wherein the programmed state releasing, in the semiconductor storage device, the m bit

and the erased state are not distinguished by the K reading 40 voltages.

11. A control method of a memory system including $a \neq 5$ written by the writing operation have a positive threshold voltage. semiconductor storage device, the semiconductor storage voltage and have no negative threshold voltage.
device including m memory cells (m is an integer of 2 or **18**. The method of claim 16, further comprising convertdevice including m memory cells (m is an integer of 2 or 18. The method of claim 16, further comprising convert-
magnetic converted to a word line in common sook of the m more) connected to a word line in common, each of the m ing each digit of means $\frac{m}{\epsilon}$ one in-bit data. 50

determining values of m pieces of n-bit read data stored
in the all of m memory cells in the semiconductor
20. The method of claim 11, wherein the k reading
the semiconductor of claim 11, wherein the k reading reading voltages different from each other (k is an voltages include no reading voltage to distinguish the property of k is an analyzing to distinguish the property of k is an analyzing the property of k is an ana integer equal to or higher than $2^{n} (n-1)$ and less than 55 $2^{n} - 1$,

the semiconductor storage device is configured to execute converting the determined values of m pieces of n-bit read
the first reading operation in accordance with receiving data into data corresponding to $(k+1)$ decimal data into data corresponding to $(k+1)$ decimal data of m
digits, wherein

second reading operation using $(2n-1)$ reading volt- s voltage corresponding to a programmed state, without ages different from each other in accordance with using a negative threshold voltage corresponding to an

5. The system of claim 1, wherein the controller circuit is $\frac{13}{13}$. The method of claim 12, wherein a value of one of the configured to convert each of the m pieces of n-bit read data reading voltages used in the fir to $(k+1)$ decimal data of one digit, and ferent from any value of the reading voltages used in the combine the m pieces of $(k+1)$ decimal data of one digit. 20 second reading operation.

6. The system of claim 1, wherein where the controller circuit is configured to convert $(k+1)$ deci-
two adjacent reading voltages in the reading voltages used in e controller circuit is configured to convert (k+1) deci-
mal data of m digits corresponding to data acquired the first reading operation is larger than a difference between mal data of m digits corresponding to data acquired the first reading operation is larger than a difference between
from outside of the controller circuit into m pieces of two adiacent reading voltages in the reading volta from outside of the controller circuit into m pieces of two adjacent reading voltages in the reading voltages used in n-bit write data, and wherein 25 the second reading operation.

-
-

able to the m respective memory cells, and

is configured to release the m bit lines from an inhibit

state, in a writing operation of writing the m pieces of 30

n-bit write data to the m memory cells.

7. The system of c 35 cells, and the method further comprising:

- 8. The system of claim 6, wherein the controller circuit is converting $(k+1)$ decimal data of m digits corresponding to data acquired from outside of the memory system
- 9. The system of claim 1, wherein the programmed state releasing, in the semiconductor storage device, the m bit of the device of the m bit state in a writing operation of $\frac{1}{2}$ intes from an inhibit state, in a writi Itages.

10. The system of claim 1, wherein the k reading voltages network of $\frac{1}{2}$ memory cells. memory cells.

17. The method of claim 16, wherein all of the m memory include no reading voltage to distinguish the programmed
state and the erased state. cells to which the m pieces of n-bit write data have been written by the writing operation have a positive threshold

memory cells being capable of storing n-bit data (n is an $\frac{19}{50}$. The method of claim 11, wherein the programmed integer of 2 or more), comprising:
determining values of m pieces of n bit read data stored state and t

storage device, by a first reading operation using k 20. The method of claim 11, wherein the k reading reading voltages include no reading voltage to distinguish the pro-