(19)

(12)

Europäisches Patentamt European Patent Office Office européen des brevets




(11) **EP 3 671 875 A1**

EUROPEAN PATENT APPLICATION

(43) Date of publication: (51) Int Cl.: H01L 45/00 (2006.01) 24.06.2020 Bulletin 2020/26 (21) Application number: 19209848.1 (22) Date of filing: 18.11.2019 (84) Designated Contracting States: KARPOV, Elijah AL AT BE BG CH CY CZ DE DK EE ES FI FR GB Portland, OR 97229 (US) GR HR HU IE IS IT LI LT LU LV MC MK MT NL NO JEZEWSKI, Christopher PL PT RO RS SE SI SK SM TR Portland, OR 97229 (US) **Designated Extension States:** STRUTT, Nathan Beaverton, OR 97008 (US) BA ME • QUINTERO, Pedro **Designated Validation States:** KH MA MD TN Beaverton, OR 97006 (US) CHEN, Albert (30) Priority: 19.12.2018 US 201816226198 Portland, OR 97229 (US) (71) Applicant: Intel Corporation (74) Representative: HGF Limited Santa Clara, CA 95054 (US) **Fountain Precinct** Balm Green (72) Inventors: Sheffield S1 2JA (GB) GOLONZKA, Oleg Beaverton, OR 97007 (US)

(54) **RETENTION IMPROVEMENT OF RRAM DEVICES BY HIGH-K ENCAPSULATION**

(57) An RRAM device (100) is disclosed which includes a bottom electrode (103), a high-k data storage material (105) such as tantalum oxide, an optional oxygen exchange layer (107), a top electrode (109), a top contact (111), and an encapsulating layer (113) of AI_2O_3 that encapsulates the bottom electrode, the high-k material, the top electrode, and the top contact.



Printed by Jouve, 75001 PARIS (FR)

10

15

20

25

Description

TECHNICAL FIELD

[0001] Embodiments of the disclosure pertain to retention improvement of RRAM devices and, in particular, to retention improvement by high-k encapsulation of RRAM devices.

BACKGROUND

[0002] RRAM, also known as ReRAM (resistive random access memory), is a form of nonvolatile data storage that operates by changing the resistance of a specially formulated solid dielectric material. An RRAM device contains a component called a memristor whose resistance varies when different voltages are imposed across it.

[0003] Normally, a dielectric material does not conduct electric current. However, if the dielectric material is subjected to a high enough voltage, it will suddenly conduct because of dielectric breakdown. In a conventional dielectric material, dielectric breakdown causes permanent damage and failure of the associated component. In a memristor, the dielectric breakdown is temporary and reversible because of the materials that are used. In one form of memristor, a deliberately applied voltage causes the medium to acquire microscopic conductive paths called filaments. The filaments appear as a result of various phenomena such as metal migration or physical defects. Once a filament appears, it can be broken or reversed by the application of a different external voltage. The controlled formation and destruction of filaments in large numbers allows for storage of digital data. The voltage that is used initially to cause the medium to acquire the microscopic conductive paths is called the forming voltage.

[0004] An RRAM device is placed in a low resistance state by applying a forming voltage that causes the dielectric to assume a resistance level that is below a given resistance threshold. RRAM devices that are in a low resistance state (LRS) that are exposed to moisture can exhibit retention failure. The retention failure is characterized by the drifting of bits in a low resistance state to a higher resistance than a given reference resistance level (RL).

[0005] In a previous approach a transistor that is more powerful than is conventionally used is employed to generate high write currents in order to program devices into a LRS with a thicker filament. This approach oftentimes requires a larger transistor than is conventionally used. The larger transistors occupy more space and thus can result in reduced memory density. Moreover, the larger RRAM filaments that are formed can result in decreased endurance.

BRIEF DESCRIPTION OF THE DRAWINGS

[0006] Embodiments of the invention will now be described, by way of example only, with reference to the accompanying drawings in which:

FIG. 1A is an illustration of a cross-section of an RRAM device according to an embodiment.

FIG. 1B is an illustration of a graph of plots from a low resistance state (LRS) retention test of devices with high-k encapsulation and without high-k encapsulation.

FIG. 2A is an illustration of a cross-section of a RRAM device according to an embodiment.

FIGS. 2B-2E are illustrations of energy-dispersive xray spectroscopy (EDX) line scans of a device with no nitrogen incorporation, a device with nitrogen doping and a device with a plasma enhanced nitrogen implant.

FIG. 3 is a flowchart of a method for forming an RRAM device with improved LRS retention according to an embodiment.

FIG. 4 illustrates a computing device in accordance with one implementation of an embodiment.

FIG. 5 illustrates an interposer that includes one or more examples of an embodiment.

DESCRIPTION OF THE EMBODIMENTS

- 30 [0007] Various respective aspects and features of the invention are defined in the appended claims. Combinations of features from the dependent claims may be combined with features of the independent claims as appropriate and not merely as explicitly set out in the claims.
- ³⁵ [0008] RRAM retention improvement by high-k encapsulation of RRAM devices is described. It should be appreciated that although embodiments are described herein with reference to example high-k encapsulation of RRAM device implementations, the disclosure is more
- 40 generally applicable to retention improvement by high-k encapsulation of RRAM device implementations as well as other type retention improvement by high-k encapsulation of RRAM device implementations. In the following description, numerous specific details are set forth, such
- ⁴⁵ as specific integration and material regimes, in order to provide a thorough understanding of embodiments of the present disclosure. It will be apparent to one skilled in the art that embodiments of the present disclosure may be practiced without these specific details. In other in-
- 50 stances, well-known features, such as integrated circuit design layouts, are not described in detail in order to not unnecessarily obscure embodiments of the present disclosure. Furthermore, it is to be appreciated that the various embodiments shown in the Figures are illustrative
- ⁵⁵ representations and are not necessarily drawn to scale. [0009] Certain terminology may also be used in the following description for the purpose of reference only, and thus are not intended to be limiting. For example,

terms such as "upper", "lower", "above", and "below" refer to directions in the drawings to which reference is made. Terms such as "front", "back", "rear", and "side" describe the orientation and/or location of portions of the component within a consistent but arbitrary frame of reference which is made clear by reference to the text and the associated drawings describing the component under discussion. Such terminology may include the words specifically mentioned above, derivatives thereof, and words of similar import.

[0010] RRAM devices in the low resistance state (LRS) that are exposed to moisture can experience retention failure. The retention failure is characterized by the drifting of bits in a low resistance state to a resistance that is higher than a given reference resistance level (RL). In a previous approach to addressing retention failure, a transistor that is more powerful than is conventionally used is employed to generate high write currents in order to program devices into a LRS with a thicker filament. This approach oftentimes requires a larger transistor than is conventionally used. The larger transistors occupy more space and thus can result in reduced memory density. Moreover, the larger RRAM filaments can result in poor endurance.

[0011] An approach that addresses the shortcomings of previous approaches is disclosed herein. For example, as part of a disclosed process the RRAM device is encapsulated with a thin aluminum oxide (Al_2O_3) layer that prevents moisture from penetrating the RRAM device. Preventing moisture from penetrating the RRAM device significantly improves LRS retention. In particular, the prevention of the penetration of moisture that is effected by the Al_2O_3 layer greatly reduces LRS drift to high resistance. This decreases the LRS failure rate by an order of magnitude. Moreover, the retention benefit does not come at the expense of yield or endurance.

[0012] In addition, in an embodiment, nitrogen is incorporated into high-k tantalum oxide (Ta_2O_5) by exposing a blanket physical vapor deposition (PVD) Ta_2O_5 film to a N₂ plasma. Nitrogen can also be doped into the high-k material using ion implantation. The incorporation of nitrogen into the high-k active layer significantly reduces retention failure from the drifting of devices from a low resistance state to a high resistance state. This retention benefit does not increase the set current that is needed for writing the device to LRS.

[0013] FIG. 1A is an illustration of a cross-section of an RRAM device 100 according to an embodiment. FIG. 1A shows bottom electrode 101, bottom electrode 103, high-k material 105, oxygen exchange layer (OEL) 107, top electrode 109, top contact 111, AI_2O_3 layer 113, SiN 115, barrier layer 117 and bit line contact 119.

[0014] Referring to FIG. 1A, the bottom electrode 103 is formed on the bottom electrode 101. The high-k material 105 is formed on bottom electrode 103. The OEL 107 is formed on the high-k material 105. The top electrode 109 is formed on the OEL 107. The top contact 111 is formed on the top electrode 109. The Al_2O_3 layer 113

encapsulates the bottom electrode 103, the high-k material 105, the OEL 107, the top electrode 109, and the top contact 111. The SiN 115 is formed on the Al_2O_3 layer 113. The bit line contact 119 is formed in the space formed by the bit line contact 119.

[0015] In an embodiment, the bottom electrode 101 can be formed from a noble metal or alloy (TiN, WN, Pt, Ru, Ir or TaN). In other embodiments, the bottom electrode 101 can be formed from other materials. In an em-

¹⁰ bodiment, the bottom electrode 103 can be formed from noble metal or alloy. In other embodiments, the bottom electrode 103 can be formed from other materials. In an embodiment, the high-k material 105 can be formed from HfO, TaO, ZrO or SiO. In other embodiments, the high-

¹⁵ k material 105 can be formed from other materials. In an embodiment, the OEL layer 107 can be formed from a reactive metal (e.g., can use metal corresponding to highk material Hf, Ta, Zr, Ti etc.). In other embodiments, the OEL layer 107 can be formed from other materials. In an

²⁰ embodiment, the top electrode 109 can be formed from TiN, WN, Pt, Ru, Ir or TaN. In other embodiments, the top electrode 109 can be formed from other materials. In an embodiment, the top contact 111 can be formed from Ta or W. In other embodiments, the top contact 111 can

²⁵ be formed from other materials. In an embodiment, the barrier layer 117 can be formed from Ta. In other embodiments, the barrier layer 117 can be formed from other material. In an embodiment, bit line contact 119 can be formed from copper. In other embodiments, bit line con³⁰ tact 119 be formed from other materials.

[0016] In operation, when a set voltage is applied to the memory cell, a low resistance filament is created and the device is placed into a low resistance state. It should be appreciated that the set voltage causes the diffusion of oxygen from the high-k layer 105 into the OEL layer

107 to create the low resistance filament in the high-k material. The filament is characterized by oxygen vacancies. In an embodiment, a penetration of moisture into the high-k material can degrade the filament by causing

40 the diffusion of oxygen vacancy eliminating oxygen atoms into the high-k dielectric. The degradation of the low resistance filament in this manner can cause the resistance of the high-k material to drift higher. Thus, the prevention of moisture from penetrating into the high-k die-

⁴⁵ lectric can prevent a LRS drift of the resistance and significantly improve LRS retention. In an embodiment, moisture is prevented from diffusing into the low-k dielectric by the Al₂O₃ layer. In an embodiment, this can decrease the LRS failure rate by an order of magnitude.
⁵⁰ Moreover, the retention benefit does not come at the expense of yield or endurance.

[0017] It should be appreciated that the setting and resetting of the RRAM device 100 requires a certain level of oxygen atoms that can be removed from, and returned to, the high-k material in order to sufficiently change its resistance level from one resistance state to the other. The loss of oxygen atoms from the RRAM device 100 can cause a loss of the ability to reset the device by con-

55

35

trolling the diffusion of oxygen into and out of the high-k material 105. Thus, without a mechanism to retain oxygen in the RRAM device 100, the ability to reset the device can be lost after a number of cycles. The number of cycles that it takes to reach this point is referred to as endurance. In an embodiment, the Al_2O_3 layer 113 prevents oxygen atoms from escaping the RRAM device 100. Thus, in an embodiment, endurance is increased as the Al_2O_3 layer 113 slows the escape of oxygen from the device. In other embodiments, other materials can be used to prevent the loss of oxygen from the RRAM device 100.

[0018] In an embodiment, the RRAM device 100 can be formed on blanket RRAM films using lithography. In an embodiment, dry etching can be used to transfer a photomask pattern to underlying RRAM films. In other embodiments, other manner of transferring the photomask pattern can be used. The structure can then be encapsulated with an atomic layer deposition (ALD) aluminum oxide (Al₂O₃) and CVD SiN film. The Al₂O₃ film acts as a hermetic barrier to the diffusion of moisture into the high-k active layer of the RRAM device 100. As described herein, the reduced moisture content reduces oxygen diffusion into the device and improves retention of the low resistance state (LRS). Thus, in an embodiment, the Al₂O₃ encapsulation significantly reduces retention failures by decreasing the drift of the low resistance state (LRS) to resistances above the reference level (RL).

[0019] FIG. 1B shows a graph 150 of plots from a LRS retention test of devices with Al₂O₃ encapsulation 151 and without high-k encapsulation 153. Both of the device types represented in the retention plots of FIG. 1B, have a SiN encapsulation layer (e.g., 115 in FIG. 1A). In an embodiment, both device types are programmed to a low resistance state by increasing a SET voltage until the LRS read resistance (LRS resistance before being heated) is below a resistance verify level (VL). The devices are then heated at 185 degrees Celsius for 24 hours whereupon the resistance is measured at the read voltage. The post bake resistance is compared to a reference resistance level (RL). Devices programmed to the LRS which drift to a resistance level above the RL are considered retention failures. Referring to FIG. 1B, the postbake resistance distribution for the group of devices with Al₂O₃ encapsulation is tighter than the group with no high-k encapsulation. It should be appreciated that the results shown in FIG. 1B are exemplary and in other embodiments other results can be provided.

[0020] FIG. 2A is an illustration of a cross-section of a RRAM device 200 according to an embodiment. FIG. 2A shows bottom electrode 201, bottom electrode 203, high k material 205, oxygen exchange layer (OEL) 207, top electrode 209, top contact 211, AI_2O_3 layer 213, SiN 215, barrier layer 217 and bit line contact 219. These structures are similar to those of the RRAM device 100 shown in FIG. 1A and thus are not described again here for purposes of clarity and brevity. In an embodiment, in addition to the structures of RRAM device 100 shown in

FIG. 1A, RRAM device 200 includes a high-k active layer 205 that is doped with nitrogen.

[0021] Referring to FIG. 2A, the stoichiometric Ta_2O_5 high-k film 205, which serves as the active layer for the RRAM device 200, is doped with nitrogen either by ex-

- posure to an N₂ plasma or an N implant process. In an embodiment, the RRAM device 200 can be doped with nitrogen after the deposition of the Ta_2O_5 high-k film 205. In an embodiment, the nitrogen is substitutionally incor-
- ¹⁰ porated into the Ta₂O₅ lattice displacing oxygen in the film. The N₂ plasma treatment significantly reduces retention failures by decreasing the drift of a low resistance state (LRS) resistance to resistances above the reference level (RL).

¹⁵ [0022] In operation, the incorporation of nitrogen into the high-k active layer 205 the RRAM device 200 significantly improves LRS retention. In particular, the incorporation of nitrogen into the high-k active layer significantly reduces retention failure from the drifting of devic-

20 es from a low resistance state to a high resistance state. This retention benefit does not increase the set current that is needed for writing the device to LRS.

[0023] FIG. 2B, FIG. 2C and 2D show energy-dispersive x-ray spectroscopy (EDX) line scans of a device with no nitrogen incorporation, a device with nitrogen doping and a device with plasma enhanced nitrogen implant. FIGS. 2B, 2C and 2D include plots with sections that correspond to the OEL 251, the high-k material 253 and the bottom electrode 255. Referring to FIGS. 2B and 2C, a comparison of the section of the plots that correspond

a comparison of the section of the plots that correspond to the high-k material 253 show an increased nitrogen concentration in the Ta₂O₅ high-k film with nitrogen doping (see FIG. 2C arrow 258) as compared to the high-k film without doping (see FIG. 2B arrow 257). Referring

to FIGS. 2C and 2D, the section of the plots that correspond to the high-k material 253 shows an increased nitrogen concentration in the Ta₂O₅ high-k film with enhanced nitrogen implant (FIG. 2D) as compared to the high-k film with doping in (FIG. 2C). In FIG. 2D the arrow
259 points to a part of the plot that illustrates increased

nitrogen concentration in the high-k material of the RRAM device. [0024] FIG. 2E shows a graph 260 of plots of example

results from a low resistance state (LRS) retention test 45 between RRAM devices without nitrogen incorporation into high-K and with N2 plasma treatment. In an embodiment, the RRAM devices are programmed to a low resistance state by increasing the SET voltage until the LRS read resistance (LRS resistance before being heat-50 ed) is below a given verify level (VL). The RRAM devices are then heated at 185 degrees Celsius for 24 hours and the resistance is measured at the read voltage. In an embodiment, the resistance after being heated is compared to a reference resistance level (RL). In an embod-55 iment, the RRAM devices that are programmed to LRS that experience a drift to a resistance level above the RL are considered to be retention failures. Referring to FIG. 2E, the post-bake resistance distribution for the group of devices with N_2 plasma treatment 261 is tighter than the group 263 with no treatment and has no devices with resistance greater than the RL. It should be noted that results shown in FIG. 2E are exemplary and in other embodiments other results can be provided.

[0025] FIG. 3 is flowchart 300 of a method for forming an RRAM device with improved LRS retention according to an embodiment. Referring to FIG. 3, the method includes at 301, forming a bottom electrode. At 303, forming a high-k material on the bottom electrode. At 305, forming a top electrode and forming a top contact on the top electrode. At 307, forming an encapsulating layer of Al₂O₃ that encapsulates the bottom electrode, the highk material, the top electrode and the top contact. In an embodiment, the high-k material is configured to store data. In an embodiment, the encapsulating layer of Al₂O₃ is formed to block moisture. In an embodiment, a SiN film is formed on the encapsulating layer. In an embodiment, an oxygen exchange layer (OEL) material is formed on the high-k material. In an embodiment, a layer that includes a noble metal or alloy is formed under the encapsulating layer and the bottom electrode.

[0026] Implementations of embodiments of the invention may be formed or carried out on a substrate, such as a semiconductor substrate. In one implementation, the semiconductor substrate may be a crystalline substrate formed using a bulk silicon or a silicon-on-insulator substructure. In other implementations, the semiconductor substrate may be formed using alternate materials, which may or may not be combined with silicon, that include but are not limited to germanium, indium antimonide, lead telluride, indium arsenide, indium phosphide, gallium arsenide, indium gallium arsenide, gallium antimonide, or other combinations of group III-V or group IV materials. Although a few examples of materials from which the substrate may be formed are described here, any material that may serve as a foundation upon which a semiconductor device may be built falls within the scope of the present invention.

[0027] A plurality of transistors, such as metal-oxidesemiconductor field-effect transistors (MOSFET or simply MOS transistors), may be fabricated on the substrate. In various embodiments, the MOS transistors may be planar transistors, nonplanar transistors, or a combination of both. Nonplanar transistors include FinFET transistors such as double-gate transistors and tri-gate transistors, and wrap-around or all-around gate transistors such as nanoribbon and nanowire transistors. Although the implementations described herein may illustrate only planar transistors, it should be noted that embodiments of the invention may also be carried out using nonplanar transistors.

[0028] Each MOS transistor includes a gate stack formed of at least two layers, a gate dielectric layer and a gate electrode layer. The gate dielectric layer may include one layer or a stack of layers. The one or more layers may include silicon oxide, silicon dioxide (SiO2) and/or a high-k dielectric material. The high-k dielectric material may include elements such as hafnium, silicon, oxygen, titanium, tantalum, lanthanum, aluminum, zirconium, barium, strontium, yttrium, lead, scandium, niobium, and zinc. Examples of high-k materials that may

⁵ be used in the gate dielectric layer include, but are not limited to, hafnium oxide, hafnium silicon oxide, lanthanum oxide, lanthanum aluminum oxide, zirconium oxide, zirconium silicon oxide, tantalum oxide, titanium oxide, barium strontium titanium oxide, barium titanium oxide,

10 strontium titanium oxide, yttrium oxide, aluminum oxide, lead scandium tantalum oxide, and lead zinc niobate. In some embodiments, an annealing process may be carried out on the gate dielectric layer to improve its quality when a high-k material is used.

¹⁵ [0029] The gate electrode layer is formed on the gate dielectric layer and may consist of at least one P-type workfunction metal or N-type workfunction metal, depending on whether the transistor is to be a PMOS or an NMOS transistor. In some implementations, the gate electrode layer may consist of a stack of two or more metal layers, where one or more metal layers are workfunction metal layers and at least one metal layer is a fill

metal layer.
[0030] For a PMOS transistor, metals that may be used
²⁵ for the gate electrode include, but are not limited to, ruthenium, palladium, platinum, cobalt, nickel, and conductive metal oxides, e.g., ruthenium oxide. A P-type metal layer will enable the formation of a PMOS gate electrode with a workfunction that is between about 4.9 eV and

30 about 5.2 eV. For an NMOS transistor, metals that may be used for the gate electrode include, but are not limited to, hafnium, zirconium, titanium, tantalum, aluminum, alloys of these metals, and carbides of these metals such as hafnium carbide, zirconium carbide, titanium carbide,

³⁵ tantalum carbide, and aluminum carbide. An N-type metal layer will enable the formation of an NMOS gate electrode with a workfunction that is between about 3.9 eV and about 4.2 eV.

[0031] In some implementations, the gate electrode may consist of a "U"-shaped structure that includes a bottom portion substantially parallel to the surface of the substrate and two sidewall portions that are substantially perpendicular to the top surface of the substrate. In another implementation, at least one of the metal layers

⁴⁵ that form the gate electrode may simply be a planar layer that is substantially parallel to the top surface of the substrate and does not include sidewall portions substantially perpendicular to the top surface of the substrate. In further embodiments, the gate electrode may consist of

⁵⁰ a combination of U-shaped structures and planar, non-U-shaped structures. For example, the gate electrode may consist of one or more U-shaped metal layers formed atop one or more planar, non-U-shaped layers.
 [0032] In some embodiments, a pair of sidewall space

⁵⁵ ers may be formed on opposing sides of the gate stack that bracket the gate stack. The sidewall spacers may be formed from a material such as silicon nitride, silicon oxide, silicon carbide, silicon nitride doped with carbon, and silicon oxynitride. Processes for forming sidewall spacers are well known in the art and generally include deposition and etching process steps. In an alternate implementation, a plurality of spacer pairs may be used, for instance, two pairs, three pairs, or four pairs of sidewall spacers may be formed on opposing sides of the gate stack.

[0033] As is well known in the art, source and drain regions are formed within the substrate adjacent to the gate stack of each MOS transistor. The source and drain regions are generally formed using either an implantation/diffusion process or an etching/deposition process. In the former process, dopants such as boron, aluminum, antimony, phosphorous, or arsenic may be ion-implanted into the substrate to form the source and drain regions. An annealing process that activates the dopants and causes them to diffuse further into the substrate typically follows the ion implantation process. In the latter process, the substrate may first be etched to form recesses at the locations of the source and drain regions. An epitaxial deposition process may then be carried out to fill the recesses with material that is used to fabricate the source and drain regions. In some implementations, the source and drain regions may be fabricated using a silicon alloy such as silicon germanium or silicon carbide. In some implementations the epitaxially deposited silicon alloy may be doped in situ with dopants such as boron, arsenic, or phosphorous. In further embodiments, the source and drain regions may be formed using one or more alternate semiconductor materials such as germanium or a group III-V material or alloy. And in further embodiments, one or more layers of metal and/or metal alloys may be used to form the source and drain regions.

[0034] One or more interlayer dielectrics (ILD) are deposited over the MOS transistors. The ILD layers may be formed using dielectric materials known for their applicability in integrated circuit structures, such as low-k dielectric materials. Examples of dielectric materials that may be used include, but are not limited to, silicon dioxide (SiO2), carbon doped oxide (CDO), silicon nitride, organic polymers such as perfluorocyclobutane or polytetrafluoroethylene, fluorosilicate glass (FSG), and organosilicate glass. The ILD layers may include pores or air gaps to further reduce their dielectric constant.

[0035] FIG. 4 illustrates a computing device 400 in accordance with one embodiment. The computing device 400 houses a board 402. The board 402 may include a number of components, including but not limited to a processor 404 and at least one communication chip 406. The processor 404 is physically and electrically coupled to the board 402. In some implementations the at least one communication chip 406 is also physically and electrically coupled to the board 402. In further implementations, the communication chip 406 is part of the processor 404.

[0036] Depending on its applications, computing device 400 may include other components that may or may

not be physically and electrically coupled to the board 402. These other components include, but are not limited to, volatile memory (e.g., DRAM), nonvolatile memory (e.g., ROM), flash memory, a graphics processor, a dig-

- ⁵ ital signal processor, a crypto processor, a chipset, an antenna, a display, a touchscreen display, a touchscreen controller, a battery, an audio codec, a video codec, a power amplifier, a global positioning system (GPS) device, a compass, an accelerometer, a gyroscope, a
- ¹⁰ speaker, a camera, and a mass storage device (such as hard disk drive, compact disk (CD), digital versatile disk (DVD), and so forth).

[0037] The communication chip 406 enables wireless communications for the transfer of data to and from the

¹⁵ computing device 400. The term "wireless" and its derivatives may be used to describe circuits, devices, systems, methods, techniques, communications channels, etc., that may communicate data through the use of modulated electromagnetic radiation through a non-solid me-

20 dium. The term does not imply that the associated devices do not contain any wires, although in some embodiments they might not. The communication chip 406 may implement any of a number of wireless standards or protocols, including but not limited to Wi-Fi (IEEE 802.11)

family), WiMAX (IEEE 802.16 family), IEEE 802.20, long term evolution (LTE), Ev-DO, HSPA+, HSDPA+, HSUPA+, EDGE, GSM, GPRS, CDMA, TDMA, DECT, Bluetooth, derivatives thereof, as well as any other wireless protocols that are designated as 3G, 4G, 5G, and
 beyond. The computing device 400 may include a plu-

rality of communication chips 406. For instance, a first communication chip 406 may be dedicated to shorter range wireless communications such as Wi-Fi and Bluetooth and a second communication chip 406 may be ded icated to longer range wireless communications such as GPS, EDGE, GPRS, CDMA, WiMAX, LTE, Ev-DO, and

others. **[0038]** The processor 404 of the computing device 400 includes an integrated circuit die packaged within the processor 404. In some embodiments, the integrated cir-

cuit die of the processor includes one or more devices, such as MOS-FET transistors built in accordance with embodiments. The term "processor" may refer to any device or portion of a device that processes electronic data

⁴⁵ from registers and/or memory to transform that electronic data into other electronic data that may be stored in registers and/or memory.

[0039] The communication chip 406 also includes an integrated circuit die packaged within the communication chip 406. In accordance with another implementation of the invention, the integrated circuit die of the communication chip includes one or more devices, such as MOS-FET transistors built in accordance with embodiments.

[0040] In further implementations, another component housed within the computing device 400 may contain an integrated circuit die that includes one or more devices, such as MOS-FET transistors built in accordance with embodiments.

50

40

45

50

55

[0041] In various implementations, the computing device 400 may be a laptop, a netbook, a notebook, an ultrabook, a smartphone, a tablet, a personal digital assistant (PDA), an ultra mobile PC, a mobile phone, a desktop computer, a server, a printer, a scanner, a monitor, a set-top box, an entertainment control unit, a digital camera, a portable music player, or a digital video recorder. In further implementations, the computing device 400 may be any other electronic device that processes data.

[0042] FIG. 5 illustrates an interposer 500 that includes one or more embodiments of the invention. The interposer 500 is an intervening substrate used to bridge a first substrate 502 to a second substrate 504. The first substrate 502 may be, for instance, an integrated circuit die. The second substrate 504 may be, for instance, a memory module, a computer motherboard, or another integrated circuit die. Generally, the purpose of an interposer 500 is to spread a connection to a wider pitch or to reroute a connection to a different connection. For example, an interposer 500 may couple an integrated circuit die to a ball grid array (BGA) 506 that can subsequently be coupled to the second substrate 504. In some embodiments, the first and second substrates 502/504 are attached to opposing sides of the interposer 500. In other embodiments, the first and second substrates 502/504 are attached to the same side of the interposer 500. And in further embodiments, three or more substrates are interconnected by way of the interposer 500.

[0043] The interposer 500 may be formed of an epoxy ³⁰ resin, a fiberglass-reinforced epoxy resin, a ceramic material, or a polymer material such as polyimide. In further implementations, the interposer may be formed of alternate rigid or flexible materials that may include the same materials described above for use in a semiconductor ³⁵ substrate, such as silicon, germanium, and other group III-V and group IV materials.

[0044] The interposer may include metal interconnects 508 and vias 510, including but not limited to throughsilicon vias (TSVs) 512. The interposer 500 may further include embedded devices 514, including both passive and active devices. Such devices include, but are not limited to, capacitors, decoupling capacitors, resistors, inductors, fuses, diodes, transformers, sensors, and electrostatic discharge (ESD) devices. More complex devices such as radio-frequency (RF) devices, power amplifiers, power management devices, antennas, arrays, sensors, and MEMS devices may also be formed on the interposer 500. In accordance with embodiments of the invention, apparatuses or processes disclosed herein may be used in the fabrication of interposer 500.

[0045] Although specific embodiments have been described above, these embodiments are not intended to limit the scope of the present disclosure, even where only a single embodiment is described with respect to a particular feature. Examples of features provided in the disclosure are intended to be illustrative rather than restrictive unless stated otherwise. The above description is

intended to cover such alternatives, modifications, and equivalents as would be apparent to a person skilled in the art having the benefit of the present disclosure.

- [0046] The scope of the present disclosure includes any feature or combination of features disclosed herein (either explicitly or implicitly), or any generalization thereof, whether or not it mitigates any or all of the problems addressed herein. Accordingly, new claims may be formulated during prosecution of the present application (or
- ¹⁰ an application claiming priority thereto) to any such combination of features. In particular, with reference to the appended claims, features from dependent claims may be combined with those of the independent claims and features from respective independent claims may be

¹⁵ combined in any appropriate manner and not merely in the specific combinations enumerated in the appended claims.

[0047] The following examples pertain to further embodiments. The various features of the different embod ²⁰ iments may be variously combined with some features included and others excluded to suit a variety of different applications.

Example embodiment 1: An RRAM device, including a bottom electrode, a high-k material on the bottom electrode, a top electrode; a top contact on the top electrode, and an encapsulating layer of Al_2O_3 that encapsulates the bottom electrode, the high-k material, the top electrode and the top contact.

Example embodiment 2: The RRAM device of example embodiment 1, wherein the high-k material is configured to store data.

Example embodiment 3: The RRAM device of example embodiment 1, wherein the encapsulating layer of Al_2O_3 is configured to block moisture.

Example embodiment 4: The RRAM device of example embodiment 1, further comprising SiN film formed on the encapsulating layer.

Example embodiment 5: The RRAM device of example embodiment 1, further comprising an oxygen exchange layer (OEL) material on the high-k material.

Example embodiment 6: The RRAM device of example embodiment 1, further comprising a layer that includes a noble metal or alloy under the encapsulating layer and the bottom electrode.

Example embodiment 7: The RRAM device of example embodiment 1, 2, 3, 4, 5 or 6 further comprising a bit line contact coupled to the top electrode.

Example embodiment 8: An RRAM device, including a bottom electrode, a high-k material including Ta_2O_5 doped with nitrogen on the bottom electrode, a top electrode, a top contact on the top electrode, and an encapsulating layer of Al_2O_3 that encapsulates the bottom electrode, the high-k material, the top electrode and the top contact.

Example embodiment 9: The RRAM device of example embodiment 8, wherein the high-k material is

10

25

30

40

50

configured to store data.

Example embodiment 10: The RRAM device of example embodiment 8, wherein the encapsulating layer of Al_2O_3 is configured to block moisture.

Example embodiment 11: The RRAM device of example embodiment 8, further comprising SiN film formed on the encapsulating layer.

Example embodiment 12: The RRAM device of example embodiment 8, further comprising an oxygen exchange layer (OEL) material on the high-k material.

Example embodiment 13: The RRAM device of example embodiment 8, further comprising a layer that includes a noble metal or alloy under the encapsulating layer and the bottom electrode.

Example embodiment 14: The RRAM device of example embodiment 8, 9, 10, 11, 12 or 13 further comprising a bit line contact coupled to the top electrode. Example embodiment 15: A method, including forming a bottom electrode, forming a high-k material on the bottom electrode; forming a top electrode, forming a top contact on the top electrode, and forming an encapsulating layer of Al_2O_3 that encapsulates the bottom electrode, the high-k material, the top electrode and the top contact.

Example embodiment 16: The method of example embodiment 15, wherein the high-k material is configured to store data.

Example embodiment 17: The method of example embodiment 15, wherein forming the encapsulating layer of Al_2O_3 includes forming the encapsulating layer of Al_2O_3 to block moisture.

Example embodiment 18: The method of example embodiment 15, further comprising forming SiN film on the encapsulating layer.

Example embodiment 19: The method of example embodiment 15, further comprising forming an oxygen exchange layer (OEL) material on the high-k material.

Example embodiment 20: The method of example embodiment 15, 16, 17, 18 or 19 further comprising forming a layer that includes a noble metal or alloy under the encapsulating layer and the bottom electrode.

Claims

1. An RRAM device, comprising:

a bottom electrode;

a high-k material on the bottom electrode;

a top electrode;


a top contact on the top electrode; and

an encapsulating layer of Al_2O_3 that encapsulates the bottom electrode, the high-k material, the top electrode and the top contact.


- The RRAM device of claim 1, wherein the high-k material is configured to store data.
- 3. The RRAM device of claim 1 or 2, wherein the encapsulating layer of Al_2O_3 is configured to block moisture.
- **4.** The RRAM device of claim 1, 2 or 3, further comprising SiN film formed on the encapsulating layer.
- 5. The RRAM device of claim 1, 2, 3 or 4, further comprising an oxygen exchange layer (OEL) material on the high-k material.
- ¹⁵ 6. The RRAM device of claim 1, 2, 3, 4, 5 or 6, further comprising a layer including a noble metal or alloy under the encapsulating layer and the bottom electrode.
- The RRAM device of claim 1, 2, 3, 4, 5 or 6, further comprising a bit line contact coupled to the top electrode.
 - 8. A method, comprising:


forming a bottom electrode; forming a high-k material on the bottom electrode; forming a top electrode; forming a top contact on the top electrode; and forming an encapsulating layer of Al₂O₃ that encapsulates the bottom electrode, the high-k material, the top electrode and the top contact.

- **9.** The method of claim 8, wherein the high-k material is configured to store data.
 - 10. The method of claim 8 or 9, wherein forming the encapsulating layer of Al_2O_3 includes forming the encapsulating layer of Al_2O_3 to block moisture.
 - **11.** The method of claim 8, 9 or 10, further comprising forming SiN film on the encapsulating layer.
- 45 **12.** The method of claim 8, 9, 10 or 11, further comprising forming an oxygen exchange layer (OEL) material on the high-k material.
 - **13.** The method of claim 8, 9, 10, 11 or 12, further comprising forming a layer that includes a noble metal or alloy under the encapsulating layer and the bottom electrode.



















FIG. 2C










FIG. 3





FIG. 4







EUROPEAN SEARCH REPORT

Application Number EP 19 20 9848

		DOCUMENTS CONSID	ERED TO BE I	RELEVANT			
	Category	Citation of document with ir of relevant passa		opriate,	Relevant to claim	CLASSIFICATION OF THE APPLICATION (IPC)	
10	X	US 2014/252298 A1 (11 September 2014 (* paragraphs [0054] [0097]; figures 4A,	2014-09-11) - [0060],] ET AL) [0081] -	1-3,7-10	INV. H01L45/00	
15	X A	US 2014/097396 A1 (AL) 10 April 2014 (* paragraphs [0055] [0178]; figures 1,	2014-04-10) - [0114],	KI [JP] ET [0136] -	1-3,5, 7-10,12 4,11		
20	X A	US 2015/171142 A1 (ET AL) 18 June 2015 * paragraphs [0084] [0145], [0162] - [*	(2015-06-18) [0139] -	1-3,5, 7-10,12 4,6,11, 13		
25	x	US 2006/054950 A1 (16 March 2006 (2006 * paragraphs [0027] [0054]; figures 1-4	-03-16) - [0037],	[KR] ET AL) [0046] -	1-3,7-10	TECHNICAL FIELDS	
30	X	US 2011/291066 A1 (1 December 2011 (20 * paragraphs [0051] [0064]; figures 4,)11-12-01) , [0054],	[KR] ET AL) [0063],	1-3,5, 7-10,12	SEARCHED (IPC) H01L G11C	
35							
40							
45		The present search report has b	been drawn up for all	claims			
1		Place of search	•	pletion of the search		Examiner	
50	100400	Munich	20 Ap	ril 2020	Köpf, Christian		
55	X:par X:par Y:par doc A:teol	ATEGORY OF CITED DOCUMENTS ticularly relevant if taken alone ticularly relevant if combined with anot ument of the same category nological background	her	T : theory or principle underlying the invention E : earlier patent document, but published on, or after the filing date D : document cited in the application L : document cited for other reasons			
	O:nor P:inte	n-written disclosure rmediate document		& : member of the same patent family, corresponding document			

EP 3 671 875 A1

ANNEX TO THE EUROPEAN SEARCH REPORT ON EUROPEAN PATENT APPLICATION NO.

EP 19 20 9848

5

This annex lists the patent family members relating to the patent documents cited in the above-mentioned European search report. The members are as contained in the European Patent Office EDP file on The European Patent Office is in no way liable for these particulars which are merely given for the purpose of information.

merely given for the purpose of information. 20-04-2020

10	Patent document cited in search report		Publication date	Patent family member(s)			Publication date
	US 2014252298	A1	11-09-2014	US WO	2014252298 / 2014163994 /		11-09-2014 09-10-2014
15	US 2014097396	A1	10-04-2014	JP JP US US	5636081 F 2014082478 / 2014097396 / 2014145136 /	4 41	03-12-2014 08-05-2014 10-04-2014 29-05-2014
20	US 2015171142	A1	18-06-2015	JP JP US	6410095 E 2015135952 / 2015171142 /	Ą	24-10-2018 27-07-2015 18-06-2015
25	US 2006054950	A1	16-03-2006	KR US US US	20060023860 / 2006054950 / 2009008620 / 2010224850 /	41 41	15-03-2006 16-03-2006 08-01-2009 09-09-2010
30	US 2011291066	A1	01-12-2011	KR US	20110132125 / 2011291066 /		07-12-2011 01-12-2011
35							
40							
45							
50							
65700 WHO J Od	For more details about this annex :						