




- (51) International Patent Classification:
G01R 19/25 (2006.01)
- (21) International Application Number:
PCT/US2012/053007
- (22) International Filing Date:
30 August 2012 (30.08.2012)
- (25) Filing Language: English
- (26) Publication Language: English
- (30) Priority Data:
13/222,142 31 August 2011 (31.08.2011) US
- (71) Applicant (for all designated States except US): CISCO TECHNOLOGY, INC. [US/US]; 170 West Tasman Drive, San Jose, CA 95134 (US).
- (72) Inventor; and
- (75) Inventor/Applicant (for US only): TAFT, Jeffrey, D. [US/US]; 1852 Henderson Avenue, Washington, PA 15301 (US).
- (74) Agents: CAPELLI, Christopher, J. et al.; Edwards Wildman Palmer LLP, P.O. Box 55874, Boston, MA 02205 (US).

- (81) Designated States (unless otherwise indicated, for every kind of national protection available): AE, AG, AL, AM, AO, AT, AU, AZ, BA, BB, BG, BH, BN, BR, BW, BY, BZ, CA, CH, CL, CN, CO, CR, CU, CZ, DE, DK, DM, DO, DZ, EC, EE, EG, ES, FI, GB, GD, GE, GH, GM, GT, HN, HR, HU, ID, IL, IN, IS, JP, KE, KG, KM, KN, KP, KR, KZ, LA, LC, LK, LR, LS, LT, LU, LY, MA, MD, ME, MG, MK, MN, MW, MX, MY, MZ, NA, NG, NI, NO, NZ, OM, PE, PG, PH, PL, PT, QA, RO, RS, RU, RW, SC, SD, SE, SG, SK, SL, SM, ST, SV, SY, TH, TJ, TM, TN, TR, TT, TZ, UA, UG, US, UZ, VC, VN, ZA, ZM, ZW.
- (84) Designated States (unless otherwise indicated, for every kind of regional protection available): ARIPO (BW, GH, GM, KE, LR, LS, MW, MZ, NA, RW, SD, SL, SZ, TZ, UG, ZM, ZW), Eurasian (AM, AZ, BY, KG, KZ, RU, TJ, TM), European (AL, AT, BE, BG, CH, CY, CZ, DE, DK, EE, ES, FI, FR, GB, GR, HR, HU, IE, IS, IT, LT, LU, LV, MC, MK, MT, NL, NO, PL, PT, RO, RS, SE, SI, SK, SM, TR), OAPI (BF, BJ, CF, CG, CI, CM, GA, GN, GQ, GW, ML, MR, NE, SN, TD, TG).

Published:
— with international search report (Art. 21(3))

(54) Title: INSTANTANEOUS PHASOR DETERMINATION FOR POLY-PHASE ELECTRICAL GRIDS



(57) Abstract: In one embodiment, three substantially simultaneous phase waveforms may be converted into a first quadrature signal and a zero sequence signal. For each phase waveform, a power system digital frequency may be determined through analysis of the first quadrature signal (e.g., and at least one additional prior quadrature signal) while eliminating waveform phase angles from the analysis. Subsequently, demodulation of the first quadrature signal and zero sequence signal based on the power system digital frequency results in a positive sequence phasor, a negative sequence phasor, and a zero sequence phasor.

WO 2013/033311 A1

INSTANTANEOUS PHASOR DETERMINATION FOR POLY-PHASE ELECTRICAL GRIDS

TECHNICAL FIELD

The present disclosure relates generally to electrical grids, and, more particularly, to determining phasors in electrical grids.

BACKGROUND

5 Electric utilities use alternating-current (AC) power systems extensively in generation, transmission, and distribution. Most of the systems and devices involved operate on three-phase power, where voltages and currents are grouped in threes, with the waveforms staggered evenly. The basic mathematical object that describes an AC power system waveform (current or voltage) is the “phasor” (phase angle vector).

10 Devices known as Phasor Measurement Units (PMUs) have been commercialized by several companies to calculate phasors from power waveforms. Because phase angle is a relative quantity, it is necessary when combining phasors taken from different parts of a power grid to align the phase angle elements to a common phase reference; this is done in PMUs through the use of GPS timing signals. Such phasors are known as synchrophasors.
15 PMUs measure synchrophasors, but existing devices use phasor calculation methods that have a number of shortcomings. For example, in addition to being generally expensive and burdensome to embedded processors (and thus mostly deployed in transmission grids rather than distribution grids), PMUs generally only calculate the positive sequence, even for unbalanced phasors, but all three sequences are needed for many applications. Furthermore,
20 PMUs use batch-type calculations to produce phasor values, and are thus inadequate to provide phasors on a sub-cycle basis, such as for various protection applications. Moreover, today’s synchrophasor calculation methods generally introduce various errors, such as phase lag and group delay, and do not account for variance in actual power system frequency.

BRIEF DESCRIPTION OF THE DRAWINGS

The embodiments herein may be better understood by referring to the following description in conjunction with the accompanying drawings in which like reference numerals indicate identically or functionally similar elements, of which:

5 FIG. 1 illustrates an example network of devices shown with various communication and powering configurations;

FIG. 2A illustrates an example electric distribution system;

FIG. 2B illustrates an example poly-phase electric distribution if the system shown in FIG. 2A;

10 FIGS. 3A-B illustrate example phase representations of the poly-phase electric distribution system;

FIG. 4 illustrates an example computation / measurement device;

FIG. 5 illustrates an alternative example computation / measurement device;

FIG. 6 illustrates an example implementation of phasor determination;

15 FIG. 7 illustrates another example implementation of phasor determination, particularly for balanced waveforms;

FIG. 8 illustrates another example implementation of phasor determination, particularly where complex coefficient notch filters are available; and

20 FIGS. 9A-9B illustrate an example simplified procedure for instantaneous phasor determination in a poly-phase electric system.

DESCRIPTION OF EXAMPLE EMBODIMENTS

Overview

According to one or more embodiments of the disclosure, three substantially simultaneous phase waveforms may be converted into a first quadrature signal and a zero
25 sequence signal (e.g., by a Clarke transformer). For each phase waveform, a power system digital frequency may be determined (e.g., by an instantaneous frequency evaluator) through analysis of the first quadrature signal (e.g., in sequence with at least one additional prior quadrature signal) while eliminating waveform phase angles from the analysis.

Subsequently, demodulation (e.g., by a complex frequency-adaptive synchrodyne demodulator) of the first quadrature signal and zero sequence signal based on the power system digital frequency results in a positive sequence phasor, a negative sequence phasor, and a zero sequence phasor.

5

Description

FIG. 1 is a schematic block diagram of an example simplified network 100 of devices illustratively comprising various communicating and non-communicating devices. For example, power-lines 160 may bring electrical grid power from respective transformers 170 into homes/businesses/etc. to power one or more end-devices 115, generally via a meter 150. In addition, “pole-top” routers 120, such as field area routers (FARs) may communicate data packets 140 (e.g., traffic and/or messages) with other communicating nodes/devices of the network 100. For instance, the links between the devices may be wired links (e.g., for power-line communication “PLC” and/or ethernet) or may comprise a wireless communication medium. An energy controller (e.g., home energy controller, “HEC”) 110 or other energy controller may be present at certain locations, and may be in communication with the meters 150, pole-top routers 120, or else directly to another computer network, e.g., WAN 130, similar to conventional computers 105. In addition, a centralized control center or management center 190 may be present in the network 100, such as at an electrical grid company’s centralized location, and may be in communication over power-lines 160 and through WAN 130.

Smart object networks, in particular, are a specific type of network having spatially distributed autonomous devices such as sensors, actuators, etc. For example, sensor networks, such as for “Smart Grid” and “Smart Cities” (e.g., for Advanced Metering Infrastructure or “AMI” applications), may cooperatively monitor physical or environmental conditions at different locations, such as, e.g., energy/power consumption, resource consumption, etc. Another type of smart object includes actuators, e.g., responsible for turning on/off an engine or perform any other actions. Generally, smart object networks may include any type of device that is able to communicate information on a computer network, such as household appliances (air conditioners, refrigerators, lights, etc.), industrial devices (heating, ventilating, and air conditioning (HVAC), pumps, motors, etc.), and other “smart” devices. Smart object networks are typically interconnected by a communication network, such as a wireless network, though wired connections are also available, and may often

consist of wireless nodes in communication within a field area network (FAN). For instance, each smart device (node) in a smart object network may generally be equipped with a radio transceiver or other communication port, a microcontroller, and an energy source, such as a battery (or, in particular to the embodiments herein, a distribution grid power source).

5 Typically, size and cost constraints on sensor nodes result in corresponding constraints on resources such as energy, memory, computational power and bandwidth.

Notably, though an illustrative embodiment herein relates to smart object networks, the techniques described below may also be used by a single device and/or a non-communicating device, such as a power grid measurement device (e.g., mentioned below).

10 Also, those skilled in the art will understand that any number of nodes, devices, links, etc., as well as any different (and suitable) type of nodes, devices, links, etc., may be present in the network, and that the view shown herein is for simplicity and is not meant to limit the scope of the embodiments herein. In fact, those skilled in the art will appreciate that countless arrangements of power grid components and communicating devices may be established.

15 As noted above, electric power is generally transmitted from generation plants to end consumers (industries, commercial, residential, etc.) via a transmission and distribution grid consisting of a network of power stations and substations interconnected by transmission circuits / power lines. From the transmission grid, power may then be distributed to end consumers via a distribution system. Once at the end consumers, electricity can be used to
20 power any number of devices, such as end-devices 115.

FIG. 2A illustrates a vastly simplified view of an example electric power transmission and distribution grid 200 to the example devices of FIG. 1, above. For instance, a distribution center 210 supplies electricity over a plurality of power lines 160 to the devices at locations "A" through "J".

25 The transfer of alternating-current (AC) electric power to the end users most frequently takes the form of poly-phase electric power, where, e.g., three voltage waveforms are produced that are generally equal in magnitude and 120° out of phase to each other. Each phase may generally be used to power entire buildings, neighborhoods, etc., and may also supply power to many (e.g., tens, hundreds, thousands) of devices within those
30 establishments. For smaller customers (e.g., households) usually a single phase is taken to the property. For larger installations (commercial buildings and industrial facilities), all three phases may be taken to a distribution panel, from which both single and multi (two- or three-

phase) circuits may be fed. As shown in FIG. 2B, therefore, electrical power of three phases, L1, L2, and L3, is supplied to the locations A-J (a neutral/ground may be shared by the phases).

As further noted above, the basic mathematical object that describes an AC power system waveform (current or voltage) is the “phasor” (phase angle vector). The mathematical basis for phasors was established by Steinmetz in 1893 and has been used in electrical engineering ever since. Phasors represent constant frequency sinusoids as vectors in either polar (magnitude and phase angle) or complex (real and imaginary) form. It is possible and common to perform AC circuit calculations using phasors. In three-phase systems, for instance, phasors necessarily come in threes, and may be balanced (all three phases have equal magnitude and the inter-phasor angles are uniform at 120 degrees each), or unbalanced (not all amplitudes are equal and/or inter-phasor angles are not all 120 degrees).

FIG. 3A illustrates an example phase representation 300 of the distribution grid’s electrical power. In particular, three waveforms are illustratively produced (L1, L2, and L3) that are generally equal in magnitude and approximately 120° out of phase to each other. The currents returning from the end users to the supply transformer all share the neutral wire (neutral point 305). If the loads are evenly distributed on all three phases, as they are in FIG. 3A, the sum of the returning currents in the neutral wire is zero. Any unbalanced phase loading such as in FIG. 3B, however, may result in a current 306 at the neutral point (e.g., a harmonic distortion in the current), which may cause inefficient use of transformers, or other problems, including (but not limited to) brown-outs or black-outs in extreme cases. (Note that generally, overload of the neutral is a more frequent occurrence, resulting in heating of the neutral, since normally, the substation relay on that circuit should detect negative sequence or zero sequence over-current and trip long before any impact on generators is felt.) There are many factors that may create imbalance between the phases, such as excess load usage, downed power lines, etc.

Notably, it is well known that one can convert unbalanced three-phase phasors into three sets of balanced phasors (a type of superposition). The three balanced phasor sets are known as the positive sequence, the negative sequence, and the zero sequence. This decomposition is often done for a variety of reasons and many power protective devices are designed to use one or more of the sequences to perform their functions. The concept and

method of symmetric components was invented by Fortescue in 1918; it became widely accepted in the power engineering field after WWII.

In 1988, devices that calculate phasors from power waveforms were developed by Phadke and Thorp at Virginia Tech and have since been commercialized by several companies. Such devices are known as Phasor Measurement Units (PMUs). Because phase angle is a relative quantity, it is generally necessary when combining phasors taken from different parts of a power grid to align the phase angle elements to a common phase reference; this is typically done in PMUs through the use of GPS timing signals. Such phasors are known as synchrophasors. PMUs measure synchrophasors, but existing devices use phasor calculation methods that have a number of shortcomings. These shortcomings include, among other things:

1. PMUs generally only calculate the positive sequence, even for unbalanced phasors, but all three sequences are needed for many applications.

2. PMUs use batch-type calculations to produce phasor values, and so are somewhat limited by the need to accumulate batches of waveform samples; most PMUs produce 30 or 60 phasors per second in North America (25 or 50 in Europe), whereas the industry wishes to go to 120 phasors per second or more (e.g., 240/second and even 7200/second). The more advanced protection schemes are sub-cycle in nature, which is one instance where the faster phasor sample rate requirements arise.

3. Synchrophasor calculation methods introduce various errors:

- a. Phase lag and group delay due to the use of internal high order filters.

- b. Additional group delay due to the need to buffer a set of waveform samples before the phasor calculation (typically involving a Discrete Fourier Transform).

- c. Synchrophasor correctness depends on the frequency for which the phasors are calculated vs. actual power system frequency but power system frequency changes dynamically due to changing load and generation conditions, so calculated phasors can be in error if system frequency is assumed to be constant and known. Various compensation techniques exist, but they all suffer from inability to use instantaneous frequency, and most methods for determining instantaneous frequency involve either batch calculations,

feedback (such as in phase locked loop approaches), iterative calculations (some sinusoid parameter trackers), or poor transient dynamics.

4. Existing PMUs are expensive and are mostly deployed in transmission substations, even though there are significant applications for phasor measurement on distribution grids.

5. The computations necessary to generate synchrophasors from waveform samples are burdensome to embedded processors. Consequently, the deployment of phasor measurement, especially on distribution grids, is limited.

Though the topology of the electric distribution grid typically considers the approximate balancing of the three-phase system, and other stabilization factors of the distribution grid in general, various factors, such as physical events and/or the dynamic nature of energy utilization in general, may result in imbalance and/or destabilization of the grid. At the present time, the uses for synchrophasor measurement include:

1. Real time monitoring and control – early indication of grid problems, instability, inter-area oscillation , voltage instability (e.g., operator decision support).

2. State determination – based on greater measurement and less estimation; boundary state for Regional Transmission Organization (RTO)/Independent System Operator (ISO) applications; WAMS (Wide Area Measurement System, or alternatively, Wide Area Management Services).

3. Regional transmission congestion management – to operate the grid according to true dynamic limits.

4. Post-disturbance analysis – orders of magnitude time savings in diagnosing events; also expedites power restoration.

5. Benchmarking system models, validation, fine-tuning – improved parameter values support better flow models.

6. Power system restoration – reduced risk of unsuccessful reclosings.

7. Protection and Control for distributed generation – precise islanding, microgrid operations, synchronization.

8. Multi-terminal transmission line protection.

9. Directional and distance relaying; fault impedance relaying.
10. Overload monitoring and dynamic rating (real time line impedance).
11. Adaptive protection – improve relay algorithms by making them adjust to real time conditions.
- 5 12. Real time automated control – automated prevention of angular and voltage stability problems, reduced low frequency oscillations (modal power oscillation damping); nonlinear flexible AC transmission systems (FACTS) control for grid stability (static VAR compensators or “SVCs,” static compensators or “STATCOMs,” Dynamic Voltage Restorers or “DVRs,” United Power Flow converters or “UPFCs,”
10 etc.).
13. System integrity protection schemes – early and accurate determination of when power system is headed into instability.
14. Distribution level stabilization via distribution static compensators (DSTATCOMs).
- 15 15. Distribution level pre-fault analysis.
16. Distribution level fault detection/classification/location.
17. Dynamic power grid asset rating and utilization optimization.

Other applications will continue to be developed as PMU data becomes available to system operators and distribution engineers. Note that for protection applications, as
20 mentioned above, it is desirable to act on a sub-cycle basis, so the availability of per-sample period phasors is a key enabler of advanced protection schemes. Though as noted, standard approaches to synchrophasor determination use batch calculations and only produce the positive sequence at rates of 30-60 reports per second.

Instantaneous Phasor Determination

25 The techniques herein convert three-phase voltage or current signals to all three symmetric components on an instantaneous basis, directly incorporating instantaneous power system frequency. In particular, the techniques herein determine symmetric components and unbalanced synchrophasors from three-phase power line voltage or current signals. In addition, the techniques calculate instantaneous phasors and use instantaneous power system
30 frequency in the demodulation process so that phasors errors do not result from mismatch of

assumed frequency and actual power system frequency or power system frequency dynamics. Moreover, as described herein, a simplification is available that can be automatically used when the inputs represent balanced phasors.

Specifically, according to one or more embodiments of the disclosure as described in
5 greater detail below, three substantially simultaneous phase waveforms may be converted into a first quadrature signal and a zero sequence signal (e.g., by a Clarke transformer). For each phase waveform, a power system digital frequency may be determined (e.g., by an instantaneous frequency evaluator) through analysis of the first quadrature signal (e.g., in
10 sequence with at least one additional prior quadrature signal) while eliminating waveform phase angles from the analysis. Subsequently, demodulation (e.g., by a complex frequency-adaptive synchrodyne demodulator) of the first quadrature signal and zero sequence signal based on the power system digital frequency results in a positive sequence phasor, a negative
15 sequence phasor, and a zero sequence phasor.

Illustratively, the techniques described herein may be performed by hardware,
15 software, and/or firmware. FIG. 4 is a schematic block diagram of an example device 400 that may be used with one or more embodiments described herein, e.g., as an appropriately configured measurement / computation device, such as a head-end device (or application) within the central management center 190, a FAR 120, a meter 150, an energy controller 110, a PMU, etc. The device 400 may comprise, as one simple computer-implemented
20 representation, a network interface 410, a processor 420, and a memory 440 interconnected by a system bus 450. Notably, the device may also be powered by a power supply 460 attached to the power grid (power-line 160).

The network interface 410 contains the mechanical, electrical, and signaling circuitry for communicating data over physical and/or wireless links coupled to the network 100. The
25 network interface may be configured to transmit and/or receive data using a variety of different communication protocols, including, *inter alia*, various wired or wireless protocols, powerline communication (PLC) protocols, broadband over power lines (BPL), etc.

The memory 440 comprises a plurality of storage locations that are addressable by the processor 420 for storing software programs and data structures associated with the
30 embodiments described herein. The processor 420 may comprise necessary elements or logic adapted to execute the software programs and manipulate the data structures 445. An operating system 442, portions of which are typically resident in memory 440 and executed

by the processor, functionally organizes the device by, *inter alia*, invoking operations in support of software processes and/or services executing on the device. These software processes and/or services may comprise an illustrative “phasor determination” process 448, for use as described herein, as well as other processes not shown for clarity.

5 Phasor determination process 448 may contain computer executable instructions executed by the processor 420 to perform functions relating to the novel techniques described herein. It will be apparent to those skilled in the art that other processor and memory types, including various computer-readable media, may be used to store and execute program instructions pertaining to the techniques described herein. Also, while the description
10 illustrates various processes, it is expressly contemplated that various processes may be embodied as modules configured to operate in accordance with the techniques herein (e.g., according to the functionality of a similar process).

Moreover, while in certain embodiments the techniques herein may be implemented as a software process (e.g., process 448), additional or alternative embodiments may be
15 implemented as hardware, software, firmware, or a combination thereof. For example, FIG. 5 illustrates a simplified logical/hardware model of a phasor measurement / computing device 500 that may be operated to perform one or more techniques described herein (e.g., a logical representation of software / modules of phasor determination process 248 and/or
hardware/firmware components configured to operate accordingly). For example, as
20 described in greater detail below, a waveform input 510 may be supplied to a Clarke transformer 520, which, based on a balance detector 530, may supply a result to a frequency evaluator 540, which then provides input to a demodulator 550. Illustratively, the demodulator may comprise a positive sequence phasor portion 552, negative sequence phasor portion 554, and zero sequence phasor portion 556, as well as a plurality of notch filters 560,
25 each of which being described below, to produce phasors (phasor symmetric components) 570. Optionally, as also mentioned below, the phasors 570 produced as a result of the demodulation may be passed through an inverse Fortescue transformer 580 to produce an unbalanced phasor set 590.

Operationally, the Clarke transformer 520 converts three substantially simultaneous
30 phase waveforms (input 510) into a quadrature signal and a zero sequence signal. The Clarke transform is known in the art to convert three-phase signals into a quadrature signal and a zero sequence signal, and has been used mainly in AC motor control theory. Also, an

instantaneous frequency evaluation process (frequency evaluator 540) then analyzes the sequence of Clarke transformer quadrature outputs to determine power system digital frequency on each waveform sample, while eliminating input waveform phase angles from consideration. The analysis, as shown below, is based on a sequence of the quadrature signal from the Clarke transformer and at least one additional prior quadrature signal. Additionally, a complex frequency-adaptive synchrodyne demodulator 550 with three sub-sections (552, 554, and 556) is configured to demodulate, based on the power system digital frequency, the quadrature and zero-sequence signals into positive, negative, and zero sequence phasors 570. Note that the demodulator also includes a set of notch filters 560, e.g., to remove double frequency signal components that arise in the demodulation process (shown below).

Worth noting, is that the synchrodyne was invented around 1932 as an incremental improvement to the homodyne demodulator. The homodyne was developed as a radio communications device, whereas the synchrodyne was developed as a measurement instrument. Both involve a local oscillator operating at the same frequency as the signal carrier. The techniques herein illustratively utilize a complex digital implementation (where complex means using real and imaginary or in-phase and quadrature components).

In accordance with an illustrative embodiment, the techniques also include an optional inverse Fortescue transformer 580 to convert the symmetrical components phasors 570 into an unbalanced phasor set 590 if desired. As mentioned above, Fortescue invented the concept of symmetric components representation of unbalanced phasors. The Fortescue transform (not used herein) converts unbalanced phasors to equivalent symmetric components (positive, negative and zero sequences), while the inverse transform (used herein) converts from symmetric components to the equivalent unbalanced phasors.

Note that elimination of harmonic components of the input signals is well-known, and is thus not discussed herein.

In accordance with one or more embodiments of the techniques herein, a first example implementation is now detailed with reference to FIG. 6. As shown in FIG. 6, each set of three-phase signal samples a_n , b_n , and c_n , (acquired simultaneously, or close enough so no significant skew error is generated) is processed via Clarke transform 520 to generate one quadrature signal ($s = \alpha + j \beta$) and one zero sequence signal (V_0). As shown in FIG. 6, the signal s is a sum of two scaled complex exponentials with the form:

$$s = e^{j\omega t} \mathbf{K}_1 + e^{-j\omega t} \mathbf{K}_2^*$$

where \mathbf{K}_1 is the positive sequence phasor and \mathbf{K}_2^* is the complex conjugate of the negative sequence phasor. Through the frequency evaluator 540, the signal s (s_n) and two past quadrature signal values (s_{n-1} and s_{n-2}) are used to calculate the negative of the square of the instantaneous digital system frequency θ . The instantaneous digital frequency is converted to real/imaginary form and is used to update the quadrature oscillator of the demodulator 550 by one clock tick. The digital frequency may also be converted to analog system angular frequency ω as an output for use by other applications. The frequency evaluation takes advantage of the form of the complex signal s . The ratio of second derivative of s to the present value of signal s yields the negative of the square of digital frequency. In practice, the second difference and the present signal value may be used to obtain θ .

The quadrature oscillator may be phase adjusted by pulses from a GPS (global positioning satellite) timing source. In particular, by adding the GPS timing, the techniques herein provide for synchrophasor measurement in addition to merely phasor measurement, i.e., synchronizing the phasors as regards phase angle. (Phase angle is a relative quantity so a common basis is needed, otherwise phasors measured at different points on a distributed circuit may not be combined arithmetically.) GPS is one illustrative example to allow for global referencing, though other references can be used local to the point of measure, i.e., not in combination with any phasors measured by any other unsynchronized measurement means. Notably, the oscillator phase may be reset once per second, or on a more frequent basis, such as once per nominal power cycle or an integer multiple thereof.

The \mathbf{K}_1 and \mathbf{K}_2^* demodulators work by using complex arithmetic to downshift or upshift the signal s , as shown in FIG. 6. The upshift (portion 552) of the quadrature signal moves the negative sequence modulation frequency to zero and doubles the positive sequence frequency. Likewise, the downshift (portion 554) of the quadrature signal sets the positive sequence modulation frequency to zero and doubles the negative sequence frequency. The positive sequence phasor and negative sequence phasor may then be correspondingly obtained through removal of a double frequency component resulting from the upshifting and downshifting, respectively. That is, the two-channel notch filters 560 with illustrative filter configuration as shown in FIG. 6, remove the double frequency components with asymptotically zero group delay and phase lag, leaving the DC or near DC components,

which are the complex phasor coefficients desired (\mathbf{K}_1 and \mathbf{K}_2). Note that for the negative sequence, it is necessary to perform a complex conjugate to obtain the complex phasor coefficient \mathbf{K}_2 .

The zero sequence demodulation works in generally the same way, except that we need only one demodulation that uses one of either the positive frequency or a negative frequency of the zero sequence signal, since the phasor coefficient \mathbf{K}_3 is the same on both the positive and negative frequencies:

$$V_0 = e^{j\omega t} \mathbf{K}_3 + e^{-j\omega t} \mathbf{K}_3^*$$

As mentioned above, the phasor coefficients \mathbf{K}_1 , \mathbf{K}_2 , and \mathbf{K}_3 may be input to an inverse Fortescue transformer 580 (e.g., with an illustrative value for q) to produce an optional unbalanced phasor output 590.

Note that while the embodiment shown in FIG. 6 uses an illustrative technique to evaluate instantaneous frequency, other methods of determining digital frequency might be used. The method disclosed herein has the advantage of handling dynamic variations of system frequency automatically. It also has the disadvantage, however, of being a differential method, and therefore could be noisy under some conditions. Smoothing of the digital frequency could be employed in these circumstances but is not desirable, as this would introduce dynamic lag into the process.

Also note that the notch filters shown in the unbalanced phasor process of FIG. 6 are illustratively second order recursive, and are designed from standard notch filter prototypes. However, standard prototypes do not provide sufficiently narrow reject bands, and have group delay and phase lag near DC that may be considered too large for the techniques herein. This may be resolved by modifying the prototype through a recursive feedback stabilization process during filter synthesis that provides a new “sharply defined” second order filter with very high Q (sharpness) at the desired doubled frequency, and therefore a narrow reject band and near zero group delay and phase lag at DC. Moreover, to make the filters adaptive to changes in power system frequency, the process can modify the filter coefficients on each waveform sample period. Therefore the filters will track the system frequency variations. While in one embodiment, the filter coefficients may be updated on each sample, an alternative embodiment herein provides that the filter coefficients be updated less often, e.g., depending upon system frequency dynamics. In fact, the filter coefficients

may be updated based on automatically determining when system frequency deviates by more than a threshold amount from the last value of system frequency used to update the filter coefficients.

For the case where the input signals represent balanced phasors, that is, determining
5 that the three substantially simultaneous phase waveforms are balanced, the techniques herein may be simplified significantly and automatically. In particular, the zero sequence signal from the Clarke transformer (V_0) is exactly zero for a balanced phasor set. By thresholding a rectified version of V_0 with a small amount of optional low order smoothing (first or second order recursive), the system can detect the balanced case and switch to a simplified technique
10 (set of steps) as illustrated in FIG. 7.

In the simplified process shown in FIG. 7, frequency evaluation may be based on only present and one prior value for signal s , which is possible due to the simplified form of s . In this instance, the demodulator 550, in response to determining that the three substantially simultaneous phase waveforms are balanced (imbalance indicator), need only determine the
15 positive sequence phasor \mathbf{K}_1 (the negative and zero sequence phasors are exactly zero). No notch filters are required here in FIG. 7 because no frequency doubling occurs in the demodulation step in the balanced case. Note that FIG. 7 also illustrates an example technique for determining whether the phasors are balanced or not by processing the V_0 output of the Clarke transformer (i.e., based on the zero sequence signal). In practice, this
20 step would be taken before performing any of the frequency evaluation or demodulation steps.

In accordance with one or more additional or alternative embodiments herein, the solution of FIG. 6 (and FIG. 7 in the balanced case) can be improved in the following way: the six notch filters (three 2-channel filters) can be replaced with two notch filters that have
25 complex coefficients plus one complex subtraction (subtractor). This additional version of the technique is detailed in FIG. 8, and has the advantage of having fewer filters and thus less opportunity for phase distortion. In particular, this model may be implemented in software or logic (e.g., an ASIC), and is thus not limited to real coefficients. That is, since the positive and negative sequence phasors are differentiated by their complex components, real filters (as
30 in FIG. 6) are unable to make that differentiation when notching out particular frequencies. By using complex notching, however, the negative frequency may be removed from the positive sequence phasor \mathbf{K}_1 . To then obtain the negative sequence phasor \mathbf{K}_2 , half of the

signal s (s_a) may be subtracted from s (by the subtractor 858) to extract the other half of the signal (s_b) for input to the downshifting portion 554.

Said differently, FIG. 8 illustrates an alternative embodiment where a first complex coefficient notch filter (560) is utilized/implemented between an output of the Clarke transformer and an input of the demodulator for the positive sequence phasor (552), and a second complex coefficient notch filter (560) is used between the output of the Clarke transformer and an input of the demodulator for the zero sequence phasor (556). The complex subtractor 858 may then be utilized/implemented between the output of the Clarke transformer and an input of the demodulator for the negative sequence phasor to subtract an output of the first complex coefficient notch filter (s_a) from the output of the transformer (s) for the input (s_b) of the demodulator for the negative sequence phasor (554). The remainder of the operation is similar to that shown and described for FIG. 6 above.

FIGS. 9A-9B illustrate an example simplified and generic procedure for instantaneous phasor determination in a poly-phase electric system in accordance with one or more embodiments described above, from the perspective of a computing / measuring device 200 and/or 500 (or some combination thereof). The procedure 900 starts at step 905, and continues to step 910, where, as described in greater detail above, three substantially simultaneous phase waveforms 510 are converted into a first quadrature signal and a zero sequence signal (e.g., by Clarke transformer 520).

If the zero sequence signal indicates that the signal is unbalanced in step 915, then (according to FIG. 6 or FIG. 8) the procedure continues (along the solid line) to step 920 to determine the power system digital frequency for each phase waveform through analysis of a sequence of the first quadrature signal and two or more prior quadrature signals while eliminating waveform phase angles. Accordingly, in step 925, the process (e.g., demodulator 550) demodulates, based on the power system digital frequency, the first quadrature signal and zero sequence signal into positive, negative, and zero sequence phasors 570. For example, as described above, step 925 may correspondingly upshift, downshift, remove double frequencies by applying notch filters 560 (e.g., complex notches, adaptive notches), etc. Also, optionally, in step 930 the procedure 900 may convert the symmetrical components of the positive, negative, and zero sequence phasors into an unbalanced phasor set 590 (e.g., via an inverse Fortescue transformer 580).

Returning to step 915, in the event the zero sequence signal indicates that the signal is balanced, then (according to FIG. 7) the procedure continues (along the dashed line) to step 935 to determine the power system digital frequency for each phase waveform through analysis of a sequence of the first quadrature signal and a single prior quadrature signal, while eliminating waveform phase angles. Then, in step 940, the demodulator 550, based still on the power system digital frequency, demodulates the first quadrature signal into the positive sequence phasor (again, the negative sequence phasor and zero sequence phasor are zero).

Note that as an option to both balanced and unbalanced waveforms, the procedure 900 may convert the power system digital frequency into an analog system angular frequency output in step 945. The procedure illustratively ends in step 950, though may continue to update phasor values based on additional samples, accordingly. It should be noted that while certain steps within procedure 900 may be optional as described above, the steps shown in FIGS. 9A-9B are merely examples for illustration, and certain other steps may be included or excluded as desired. Further, while a particular order of the steps is shown, this ordering is merely illustrative, and any suitable arrangement of the steps may be utilized without departing from the scope of the embodiments herein. Moreover, while the procedure 900 is described as a single procedure, certain steps from the procedure may be incorporated into other procedures, and the procedure shown is not meant to be all-inclusive.

The novel techniques described herein, therefore, provide for instantaneous phasor determination in a poly-phase electric system. In particular, the novel techniques convert digitized three-phase AC voltage or current signals representing unbalanced phasors into full symmetric component phasors on a per waveform sample basis (e.g., an output on every waveform sample without phase lag), while taking into account instantaneous three-phase power frequency. Specifically, the techniques herein have the characteristic of calculating the phasors without the use of high order filters (especially long non-recursive filters), feedback loops, phase-locked loops, or iterative processing techniques, and avoid any need to buffer any more than the immediate set of waveform samples, so no storage of past waveform samples is needed. Moreover, the process does not require any post-computation correction for frequency errors, and has a significant simplification in the case where the waveforms are in fact balanced, providing a fast method for determining if the balance exists before calculating what would turn out to be unnecessary negative and zero sequence phasor coefficients.

Furthermore, the techniques according to one or more embodiments above have the additional benefit of comprising a lightweight set of computations as compared to standard phasor calculation methods, so that implementation in devices such as field area routers (FARs) and connected grid routers (CGRs) or other embedded processors is efficient and compact from code size, code execution, and data storage standpoints. That is, the techniques herein may be used with smart grid technologies as part of an integrated smart sensor strategy, for example, allowing each substation and field router to act as a smart sensor, thus eliminating the need for external smart sensor remote terminal units (RTUs). For instance, waveform transducers may be connected via analog-to-digital conversion cards to a router, and the techniques herein may thus be implemented in the router itself. Electric utilities could thus use the techniques herein to increase grid observability, and the synchrophasor components described herein could be communicated to grid analytics and control applications that might reside locally, at a substation, or at a control center. Illustratively, for example, FARs and/or CGRs with this capability may be used on distribution circuits and at Points of Common Coupling for microgrids and Distributed Energy Resources to obtain key grid state information at any location where such devices are deployed.

While there have been shown and described illustrative embodiments that provide for instantaneous phasor determination in a poly-phase electric system, it is to be understood that various other adaptations and modifications may be made within the spirit and scope of the embodiments herein. For example, while the embodiments above generally describe the poly-phase source system as a three-phase system, this is merely one example embodiment of a poly-phase system (granted, the most prevalent type today), and is not meant to limit the embodiments herein. Also, the embodiments have been shown and described herein with relation to particular computational components, such as Clarke transformers, inverse Fortescue transformers, notch filters, etc., and more particularly, to certain implementations (formulas, constants, multipliers, etc.) However, the embodiments in their broader sense are not as limited, and may, in fact, be used with other types of suitable computation components and/or implementations. In addition, as noted above, while the techniques above may have made specific reference to transmission systems or distribution systems, the disclosure herein applies to both the transmission and distribution portions of the electric grid, where applicable.

The foregoing description has been directed to specific embodiments. It will be apparent, however, that other variations and modifications may be made to the described embodiments, with the attainment of some or all of their advantages. For instance, it is expressly contemplated that the components and/or elements described herein can be
5 implemented as software being stored on a tangible (non-transitory) computer-readable medium (e.g., disks/CDs/etc.) having program instructions executing on a computer, hardware, firmware, or a combination thereof. Accordingly this description is to be taken only by way of example and not to otherwise limit the scope of the embodiments herein. Therefore, it is the object of the appended claims to cover all such variations and
10 modifications as come within the true spirit and scope of the embodiments herein.

CLAIMS

What is claimed is:

- 1 1. A computer-implemented method, comprising:
 - 2 converting three substantially simultaneous phase waveforms into a first quadrature
 - 3 signal and a zero sequence signal;
 - 4 determining a power system digital frequency for each phase waveform through
 - 5 analysis of the first quadrature signal while eliminating waveform phase angles from the
 - 6 analysis; and
 - 7 demodulating, based on the power system digital frequency, the first quadrature signal
 - 8 and zero sequence signal into a positive sequence phasor, a negative sequence phasor, and a
 - 9 zero sequence phasor.

- 1 2. The method as in claim 1, further comprising:
 - 2 converting symmetrical components of the positive sequence phasor, negative
 - 3 sequence phasor, and zero sequence phasor into an unbalanced phasor set.

- 1 3. The method as in claim 1, wherein determining the power system digital frequency is
 - 2 through analysis of the sequence of the first quadrature signal and two additional prior
 - 3 quadrature signals.

- 1 4. The method as in claim 1, further comprising:
 - 2 converting the power system digital frequency into an analog system angular
 - 3 frequency output.

- 1 5. The method as in claim 1, wherein demodulating comprises:
 - 2 obtaining the positive sequence phasor by i) upshifting the first quadrature signal to
 - 3 move a negative sequence modulation frequency to zero and ii) removing a first double

4 frequency component resulting from the upshifting to obtain the positive sequence phasor;
5 and

6 obtaining the negative sequence phasor by i) downshifting the first quadrature signal
7 to move a positive sequence modulation frequency to zero and ii) removing a second double
8 frequency component resulting from the downshifting to obtain the negative sequence phasor.

1 6. The method as in claim 5, wherein demodulating further comprises:

2 obtaining the zero sequence phasor through a single demodulation that uses one of
3 either a positive frequency or a negative frequency of the zero sequence signal.

1 7. The method as in claim 5, wherein removing the first and second double frequency
2 components comprises:

3 utilizing a plurality of notch filters to remove the first and second double frequency
4 components.

1 8. The method as in claim 7, wherein the plurality of notch filters are synthesized based on
2 recursive feedback stabilization to provide sharply defined second order filtering.

1 9. The method as in claim 7, further comprising:

2 adapting one or more filter coefficients of the plurality of notch filters in response to a
3 frequency deviation greater than a threshold between the power system digital frequency for
4 the first quadrature signal and the at least one additional prior quadrature signal.

1 10. The method as in claim 1, further comprising:

2 determining that the three substantially simultaneous phase waveforms are balanced;
3 and

4 wherein demodulating comprises, in response to determining that the three
5 substantially simultaneous phase waveforms are balanced, demodulating, based on the power

6 system digital frequency, the first quadrature signal into the positive sequence phasor only,
7 wherein the negative sequence phasor and zero sequence phasor are exactly zero.

1 11. The method as in claim 10, wherein determining that the three substantially simultaneous
2 phase waveforms are balanced comprises determining the balance based on the zero sequence
3 signal prior to determining the power system digital frequency and demodulating.

1 12. The method as in claim 1, wherein determining the power system digital frequency is
2 through analysis of the sequence of the first quadrature signal and at least one prior
3 quadrature signal.

1 13. The method as in claim 1, further comprising:

2 utilizing a first complex coefficient notch filter between an output of the transformer
3 and an input of the demodulator for the positive sequence phasor;

4 utilizing a second complex coefficient notch filter between the output of the
5 transformer and an input of the demodulator for the zero sequence phasor; and

6 utilizing a complex subtractor between the output of the transformer and an input of
7 the demodulator for the negative sequence phasor to subtract an output of the first complex
8 coefficient notch filter from the output of the transformer for the input of the demodulator for
9 the negative sequence phasor.

1 14. The method as in claim 1, wherein the positive sequence phasor, negative sequence
2 phasor, and zero sequence phasor are synchrophasors.

1 15. An apparatus, comprising:

2 a Clarke transformer to convert three substantially simultaneous phase waveforms
3 into a first quadrature signal and a zero sequence signal;

4 an instantaneous frequency evaluator to determine a power system digital frequency
5 for each phase waveform through analysis of the first quadrature signal while eliminating
6 waveform phase angles from the analysis; and

7 a complex frequency-adaptive synchrodyne demodulator to demodulate, based on the
8 power system digital frequency, the first quadrature signal and zero sequence signal into a
9 positive sequence phasor, a negative sequence phasor, and a zero sequence phasor.

1 16. The apparatus as in claim 15, further comprising:

2 an inverse Fortescue transformer to convert symmetrical components of the positive
3 sequence phasor, negative sequence phasor, and zero sequence phasor into an unbalanced
4 phasor set.

1 17. The apparatus as in claim 15, wherein the demodulator comprises:

2 a first portion to obtain the positive sequence phasor by i) an upshift of the first
3 quadrature signal to move a negative sequence modulation frequency to zero and ii) a
4 removal of a first double frequency component resulting from the upshift to obtain the
5 positive sequence phasor;

6 a second portion to obtain the negative sequence phasor by i) a downshift of the first
7 quadrature signal to move a positive sequence modulation frequency to zero and ii) a removal
8 a second double frequency component resulting from the downshifting to obtain the negative
9 sequence phasor; and

10 a third portion to obtain the zero sequence phasor through a single demodulation that
11 uses one of either a positive frequency or a negative frequency of the zero sequence signal.

1 18. The apparatus as in claim 17, further comprising:

2 a plurality of notch filters to remove the first and second double frequency
3 components.

1 19. The apparatus as in claim 15, wherein the demodulator is further configured to, in
2 response to a determination that the three substantially simultaneous phase waveforms are
3 balanced:

4 demodulate, based on the power system digital frequency, the first quadrature signal
5 into the positive sequence phasor only, wherein the negative sequence phasor and the zero
6 sequence phasor are exactly zero.

1 20. The apparatus as in claim 15, wherein determining the power system digital frequency is
2 through analysis of the sequence of the first quadrature signal and at least one prior
3 quadrature signal.

1 21. The apparatus as in claim 15, further comprising:

2 a first complex coefficient notch filter between an output of the transformer and an
3 input of the demodulator for the positive sequence phasor;

4 a second complex coefficient notch filter between the output of the transformer and an
5 input of the demodulator for the zero sequence phasor; and

6 a complex subtractor between the output of the transformer and an input of the
7 demodulator for the negative sequence phasor to subtract an output of the first complex
8 coefficient notch filter from the output of the transformer for the input of the demodulator for
9 the negative sequence phasor.

1 22. A tangible, non-transitory, computer-readable media having software encoded thereon,
2 the software, when executed by a processor, operable to:

3 convert three substantially simultaneous phase waveforms into a first quadrature
4 signal and a zero sequence signal;

5 determine a power system digital frequency for each phase waveform through
6 analysis of the first quadrature signal while eliminating waveform phase angles from the
7 analysis; and

8 demodulate, based on the power system digital frequency, the first quadrature signal
9 and zero sequence signal into a positive sequence phasor, a negative sequence phasor, and a
10 zero sequence phasor.

1 23. The computer-readable media as in claim 22, wherein the software when executed is
2 further operable to:

3 convert symmetrical components of the positive sequence phasor, negative sequence
4 phasor, and zero sequence phasor into an unbalanced phasor set.

1 24. The computer-readable media as in claim 21, wherein the software when executed is
2 further operable to:

3 determine that the three substantially simultaneous phase waveforms are balanced
4 based on the zero sequence signal prior to determining the power system digital frequency
5 and demodulating; and in response:

6 demodulate, based on the power system digital frequency, the first quadrature signal
7 into the positive sequence phasor only, wherein the negative sequence phasor and the zero
8 sequence phasor are exactly zero.

1 25. The computer-readable media as in claim 21, wherein the software when executed is
2 further operable to:

3 implement a first complex coefficient notch filter between an output of the
4 transformer and an input of the demodulator for the positive sequence phasor;

5 implement a second complex coefficient notch filter between the output of the
6 transformer and an input of the demodulator for the zero sequence phasor; and

7 implement a complex subtractor between the output of the transformer and an input of
8 the demodulator for the negative sequence phasor to subtract an output of the first complex
9 coefficient notch filter from the output of the transformer for the input of the demodulator for
10 the negative sequence phasor.




FIG. 1




FIG. 2A




FIG. 2B

4/11




FIG. 3B




FIG. 3A




FIG. 4






FIG. 5




INSTANTANEOUS UNBALANCED SYNCHROPHASOR CALCULATION PROCESS

FIG. 6



SIMPLIFIED INSTANTANEOUS BALANCED SYNCHROPHASOR CALCULATION PROCESS

FIG. 7



COMPLEX NOTCH FILTER APPROACH

FIG. 8




FIG. 9A

11/11




FIG. 9B

INTERNATIONAL SEARCH REPORT

International application No PCT/US2012/053007

A. CLASSIFICATION OF SUBJECT MATTER INV. G01R19/25 ADD.		
According to International Patent Classification (IPC) or to both national classification and IPC		
B. FIELDS SEARCHED Minimum documentation searched (classification system followed by classification symbols) G01R		
Documentation searched other than minimum documentation to the extent that such documents are included in the fields searched		
Electronic data base consulted during the international search (name of data base and, where practicable, search terms used) EPO-Internal, COMPENDEX, INSPEC, WPI Data		
C. DOCUMENTS CONSIDERED TO BE RELEVANT		
Category*	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
X	CATALIOTTI A ET AL: "A Time-Domain Strategy for the Measurement of IEEE Standard 1459-2000 Power Quantities in Nonsinusoidal Three-Phase and Single-Phase Systems", IEEE TRANSACTIONS ON POWER DELIVERY, IEEE SERVICE CENTER, NEW YORK, NY, US, vol. 23, no. 4, 1 October 2008 (2008-10-01), pages 2113-2123, XP011234742, ISSN: 0885-8977, DOI: 10.1109/TPWRD.2008.2002642 page 2115, column 1, paragraph 4 - page 2118, column 2, paragraph 1; figure 3 page 2122, column 1, paragraph 4 - page 2123, column 1, paragraph 2 ----- -/--	1-25
<input checked="" type="checkbox"/> Further documents are listed in the continuation of Box C.		
<input checked="" type="checkbox"/> See patent family annex.		
* Special categories of cited documents :		
"A" document defining the general state of the art which is not considered to be of particular relevance		"T" later document published after the international filing date or priority date and not in conflict with the application but cited to understand the principle or theory underlying the invention
"E" earlier application or patent but published on or after the international filing date		"X" document of particular relevance; the claimed invention cannot be considered novel or cannot be considered to involve an inventive step when the document is taken alone
"L" document which may throw doubts on priority claim(s) or which is cited to establish the publication date of another citation or other special reason (as specified)		"Y" document of particular relevance; the claimed invention cannot be considered to involve an inventive step when the document is combined with one or more other such documents, such combination being obvious to a person skilled in the art
"O" document referring to an oral disclosure, use, exhibition or other means		"&" document member of the same patent family
"P" document published prior to the international filing date but later than the priority date claimed		
Date of the actual completion of the international search 21 November 2012		Date of mailing of the international search report 03/12/2012
Name and mailing address of the ISA/ European Patent Office, P.B. 5818 Patentlaan 2 NL - 2280 HV Rijswijk Tel. (+31-70) 340-2040, Fax: (+31-70) 340-3016		Authorized officer Koll, Hermann

INTERNATIONAL SEARCH REPORT

International application No

PCT/US2012/053007

C(Continuation). DOCUMENTS CONSIDERED TO BE RELEVANT		
Category*	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
A	<p>ALEXANDER EIGELES EMANUEL ET AL: "Clarke's Alpha, Beta, and Zero Components: A Possible Approach for the Conceptual Design of Instrumentation Compatible With IEEE Std. 1459-2000", IEEE TRANSACTIONS ON INSTRUMENTATION AND MEASUREMENT, IEEE SERVICE CENTER, PISCATAWAY, NJ, US, vol. 55, no. 6, 1 December 2006 (2006-12-01), pages 2088-2095, XP011150793, ISSN: 0018-9456, DOI: 10.1109/TIM.2006.884125 the whole document</p> <p style="text-align: center;">-----</p>	1-25
X	<p>WO 2008/055499 A2 (UNIV AALBORG [DK]; TEODORESCU REMUS [DK]; RODRIGUEZ PEDRO [ES]) 15 May 2008 (2008-05-15) claim 1; figure 2 abstract</p> <p style="text-align: center;">-----</p>	1,15,22
X	<p>US 2009/105979 A1 (ESCOBAR VALDERRAMA GERARDO [MX] ET AL) 23 April 2009 (2009-04-23) claim 1; figure 1</p> <p style="text-align: center;">-----</p>	1,15,22

INTERNATIONAL SEARCH REPORT

Information on patent family members

International application No

PCT/US2012/053007

Patent document cited in search report	Publication date	Patent family member(s)	Publication date
WO 2008055499 A2	15-05-2008	CN 101617234 A	30-12-2009
		EP 2089725 A2	19-08-2009
		US 2010213925 A1	26-08-2010
		WO 2008055499 A2	15-05-2008

US 2009105979 A1	23-04-2009	NONE	
