

US010559516B2

# (12) United States Patent

## Wang

## (54) METHOD OF FABRICATING RFIC DEVICE

- (71) Applicant: NINGBO SEMICONDUCTOR INTERNATIONAL CORPORATION, Ningbo (CN)
- (72) Inventor: Xiaochuan Wang, Shanghai (CN)
- (73) Assignee: NINGBO SEMICONDUCTOR INTERNATIONAL CORPORATION, Ningbo (CN)
- (\*) Notice: Subject to any disclaimer, the term of this patent is extended or adjusted under 35 U.S.C. 154(b) by 0 days.
- (21) Appl. No.: 16/543,295
- (22) Filed: Aug. 16, 2019

#### (65) Prior Publication Data

US 2019/0371698 A1 Dec. 5, 2019

## **Related U.S. Application Data**

(62) Division of application No. 15/949,310, filed on Apr. 10, 2018, now Pat. No. 10,431,518.

### (30) Foreign Application Priority Data

May 9, 2017 (CN) ..... 2017 1 0322135

(51) Int. Cl.

(2006.01)
(2006.01)
(2006.01)
(2006.01)
(2006.01)

## (10) Patent No.: US 10,559,516 B2

## (45) **Date of Patent:** Feb. 11, 2020

- (52) U.S. Cl.
  CPC ...... H01L 23/3672 (2013.01); H01L 21/4882 (2013.01); H01L 21/84 (2013.01); H01L 23/66 (2013.01); H01L 27/1203 (2013.01)
- (58) Field of Classification Search CPC .. H01L 23/3672; H01L 21/4882; H01L 21/84 See application file for complete search history.

## (56) **References Cited**

## U.S. PATENT DOCUMENTS

2010/0019385	A1	1/2010	Bartley
2013/0105982	A1	5/2013	Jin


Primary Examiner - Errol V Fernandes


(74) Attorney, Agent, or Firm — Anova Law Group, PLLC

## (57) **ABSTRACT**


A radio frequency integrated circuit (RFIC) device and a method for fabricating same are disclosed. The RFIC device includes: a first semiconductor layer having a first surface, a second surface and a thickness of smaller than 3  $\mu$ m; a first dielectric layer on the first surface of the first semiconductor layer; a semiconductor component within the first semiconductor layer and the first dielectric layer; a second dielectric layer of the first semiconductor layer, the second dielectric layer having a thickness of smaller than 1  $\mu$ m; and a sheet-like heat sink that is formed on the surface of the second dielectric layer opposite to the first semiconductor component. Efficient dissipation of heat from an RF transistor to a certain extent can be achieved by the RFIC device.

### 20 Claims, 3 Drawing Sheets















Fig. 3








Fig. 5





Fig. 6








Fig. 8

## METHOD OF FABRICATING RFIC DEVICE

## CROSS REFERENCE TO RELATED APPLICATIONS

This application is a divisional of U.S. patent application Ser. No. 15/949,310, filed on Apr. 10, 2018, which claims the priority to Chinese Patent Application No. 201710322135.3, filed on May 9, 2017, the entire contents of all of which are incorporated herein by reference.

## TECHNICAL FIELD

The present invention relates to the field of semiconductor technology and, in particular, to a radio frequency integrated circuit (RFIC) device and a method of fabricating the device.

### BACKGROUND

Silicon-on-insulator (SOI) substrates have overwhelming 20 advantages over bulk silicon. It provides IC components formed thereon with good dielectric isolation which immunizes them from parasitic latching that complementary metal oxide semiconductor (CMOS) circuits formed on bulk silicon suffer from. In addition, ICs fabricated on SOI substrates 25 offer the advantages including small parasitic capacitance, a high integration density, a high operating speed, simple fabrication processes, small short channel effects and high suitability for use as low-voltage low-power consumption circuits. Thanks to their inherent advantage of high insula- 30 tion, CMOS devices on SOI substrates are ideal for use as key components and circuits at RF front-ends, including RF switches, low SNR power amplifiers, modulators and their circuits

Compared to those on bulk silicon substrates, CMOS RF 35 switches on SOI substrates are remarkably superior in terms of insertion loss and isolation. However, as many CMOS RF components formed on the top silicon thin-film such as RF CMOS switches and CMOS low noise amplifiers (LNAs) are still in electrical coupling with the silicon substrate 40 the bottom of the first transistor in the vertical direction, it underlying the insulating layer, during the operation of such components, in particular RF CMOS switches, additional variable parasitic capacitance will occurs which can dramatically affect the linearity of a passed signal. Additionally, a rather large part of the passed signal will be consumed in 45 the silicon substrate due to the coupling.

Theoretically, an ultimate measure to eliminate such coupling between the RF CMOS devices on the top silicon thin-film and the silicon substrate is to remove the silicon substrate during the fabrication of the RF CMOS switches, 50 which, however, may lead to a number of adverse consequences, in particular, lower heat dissipation capabilities of the RF CMOS switches. As a result, upon the application of high signal power in a short period of time, overheating may

#### SUMMARY OF THE INVENTION

It is an objective of the present invention to propose a novel RF switch and IC device and a method of fabricating 60 them to overcome the overheating-caused low reliability problem.

In one aspect of the present invention, there is provided a novel radio frequency integrated circuit (RFIC) device including: 65

a first semiconductor layer having a first surface, a second surface and a thickness of smaller than 3 µm;

a first dielectric layer on the first surface of the first semiconductor layer;

a semiconductor component within the first semiconductor layer and the first dielectric layer;

a second dielectric layer on the second surface of the first semiconductor layer, the second dielectric layer having a thickness of smaller than 1 µm; and

a sheet-like heat sink formed on a surface of the second dielectric layer opposite to the first semiconductor layer and 10 configured to dissipate heat from the semiconductor component.

Preferably, the semiconductor component may include at least one first transistor. The first semiconductor layer has a thickness smaller than 3 µm, and the second dielectric layer has a thickness smaller than 1 µm. It is stressed here that the first semiconductor layer for the formation of crucial active components of the RFIC device represented by the first transistor has a thickness smaller than 3 µm (or even 0.2 µm particularly when the RFIC device is to be deployed in an RF front-end) and vertically isolated by the first and second dielectric layers at its upper and lower sides because this, on the one hand, is intended to reduce or even prevent, in the vertical direction, external electrical or electromagnetic interference by virtue of the two dielectric layers, and on the other hand, can minimize parasitic effects for transistors formed on the semiconductor layer.

In addition, construction of an efficient heat-dissipating component external to the second dielectric layer is considered to be an effective way to dissipate heat generated by the first transistor in the first semiconductor layer from the bottom of the transistor. In order to avoid this from introducing any additional electrical induction or parasitic effect to the transistor, the heat-dissipating component is preferably implemented as a heat sink made of a dielectric material with a high thermal conductivity. If the thermal conductivity is close to that of silicon, then heat dissipation capabilities that are substantially the same as provided by the removed silicon substrate or close thereto can be attained.

Further, in order to facilitate dissipation of heat through is necessary to properly select the thickness (usually smaller than 1  $\mu$ m) and material of the second dielectric layer.

Therefore, the dielectric material of the first heat sink sheet may be selected as, for example, boron nitride having a certain crystalline phase and a thermal conductivity of up to 200 W/m-K.

Similarly, in order for heat generated by the first transistor to be efficiently dissipated through its bottom, the RFIC device may further include a second heat sink sheet formed on the second dielectric. The second heat sink sheet may be connected to the first heat sink sheet and is preferably located out of the vertical projection area of the first transistor. The second heat sink sheet may be formed of a metal with an even higher thermal conductivity, including but not occur and the reliability of the components may be impaired. 55 limited to aluminum, copper, titanium, cobalt, nickel, molybdenum, tin, lead, cadmium, silver, gold, platinum or an alloy thereof.

> In another aspect, the present invention provides a method for fabricating the novel RFIC device as defined above. The method includes:

> providing a first compound semiconductor substrate including a first semiconductor layer, a second dielectric layer on a second surface of the first semiconductor layer and a substrate layer on a surface of the second dielectric layer opposite to the first semiconductor layer;

> fabricating a semiconductor component based on the first semiconductor layer;

forming a first dielectric layer covering the semiconductor component;

providing a second substrate and bonding the second substrate to the first compound semiconductor substrate with the first dielectric layer serving as a bonding layer;

removing the substrate layer from the first compound semiconductor substrate with the second substrate serving as a support, thereby exposing the second dielectric layer;

forming a sheet-like heat sink on the exposed surface of the second dielectric layer for dissipating heat from the <sup>10</sup> semiconductor component; and

removing the second substrate.

Compared with the prior art, according to the present invention, construction of an efficient heat-dissipating component external to the second dielectric layer is considered 15 to be an effective way to dissipate heat generated by the first transistor in the first semiconductor layer from the bottom of the transistor. In order to avoid this from introducing any additional electrical induction or parasitic effect to the transistor, the heat-dissipating component is preferably 20 implemented as a heat sink made of a dielectric material with a high thermal conductivity. If the thermal conductivity is close to that of silicon, then heat dissipation capabilities that are substantially the same as provided by the removed silicon substrate or close thereto can be attained. Addition-<sup>25</sup> ally, in order to facilitate dissipation of heat through the bottom of the first transistor in the vertical direction, it is necessary to properly select the thickness (usually smaller than 1 µm) and material of the second dielectric layer.

#### BRIEF DESCRIPTION OF THE DRAWINGS

FIGS. **1** to **7** are cross-sectional views schematically illustrating a method of fabricating an RFIC device in accordance with an embodiment of the present invention. <sup>35</sup>

FIG. **8** is a cross-sectional view schematically illustrating an RFIC device in accordance with an embodiment of the present invention.

### DETAILED DESCRIPTION

As noted above, the present invention relates to a radiofrequency integrated circuit (RFIC) device such as an RF switch or another RF component on a silicon-on-insulator (SOI) substrate and a method of fabricating such a device, 45 which will be described below with reference to the accompanying drawings that are not necessarily drawn to scale.

Disclosed below are various embodiments in which various features of the present disclosure are implemented. For the sake of brevity of the present disclosure, particular 50 embodiments of components and arrangements will be described below. It is a matter of course that these embodiments are presented merely by example and are not intended to limit the present invention in any sense. For example, in the following description, "under", "below", "underlying", 55 "overlying" and other spatial terms may be used to facilitate the explanation of relative locations between components shown in the figures. In addition to those shown in the figures, the spatial terms further include other various orientations of the device during its use or operation. The 60 device may be positioned in other orientations, for example, after its rotation by 90 degrees, which will be explained with the spatial terms herein.

Silicon-on-insulator (SOI) substrates often utilize highresistivity handle substrates (HR-Si handle substrates). Such 65 handle substrates imparts to SOI substrates the ability to meet the requirements of specific applications for, for

example, a certain degree of component-to-component isolation or a certain Q-factor of a passive component. In addition, they allow the shrinkage of CMOS components and hence hybrid integration and higher RF performance. All of these make HR-Si handle substrates very attractive to mobile integrated systems.

SOI substrates have overwhelming advantages over bulk silicon. It provides IC components formed thereon with good dielectric isolation which immunizes them from parasitic latching that CMOS circuits formed on bulk silicon suffer from. In addition, ICs fabricated on SOI substrates offer the advantages including small parasitic capacitance, a high integration density, a high operating speed, simple fabrication processes, small short channel effects and high suitability for use as low-voltage low-power consumption circuits. Thanks to their inherent advantage of high insulation, CMOS devices on SOI substrates are ideal for use as key components and circuits at RF front-ends, including RF switches, low SNR power amplifiers, modulators and their circuits.

The RFIC devices described in the following embodiments include RF switches, low SNR power amplifiers, modulators, mobile integrated systems and circuits thereof. As used herein, the term "radio frequency (RF)" refers to a frequency of electromagnetic waves in the range of 3 Hz to 300 Hz for generation and detection of radio waves. The RF spectrum covers the Very High Frequency (VFH), Ultra High Frequency (UHF), Super High Frequency (SHF) and Extremely High Frequency (EHF) bands. As used herein, the VHF band means the frequencies in the range of 30M Hz to 300M Hz, used for frequency modulation (FM) broadcasting among its other applications; UHF band means the frequencies in the range of 300 MHz to 3 GHz, used for mobile phones, wireless networks and microwave rates among its other applications; SHF band means the frequencies in the range of 3 GHz to 30 GHz, used for wireless networks, radar and satellite links among its other applications; and EHF 40 means the frequencies in the range of 30 GHz to 300 GHz, corresponding to a millimeter wavelength of 1 mm to 10 mm, used for data links and remote sensing among its other applications.

Referring to FIG. 1, a first compound semiconductor substrate 100 is provided. In a method for fabricating a radio-frequency integrated circuit (RFIC) device in accordance with a first explanatory embodiment of the present invention, the first compound semiconductor substrate 100 includes a first semiconductor layer 101, a second dielectric layer 102 in connection with the first semiconductor layer 101, and a substrate layer 103 in connection with the second dielectric layer 102 and in opposition to the first semiconductor layer 101, i.e., not in connection with the first semiconductor layer 101 has a first surface and a second surface parallel to the first surface. The second dielectric layer 102 is attached to the first semiconductor layer 101 via the second surface of the first semiconductor layer 101.

The first semiconductor layer **101** has a thickness smaller than 3  $\mu$ m, and the second dielectric layer **102** has a thickness smaller than 1  $\mu$ m. In particular, when the RFIC device is used in an RF front-end, the thickness of the semiconductor layer may even be smaller than 0.2  $\mu$ m. This, on one hand, is intended to reduce or even prevent, in the vertical direction, external electrical or electromagnetic interference by virtue of the two dielectric layers (i.e. the second dielectric layer **102** and a first dielectric layer to be

described later), and on the other hand, can minimize parasitic effects for transistors formed on the semiconductor layer.

The first semiconductor layer **101** may be formed of a semiconductor material such as, for example, silicon, a 5 silicon-containing semiconductor, germanium, a silicon germanium alloy, a silicon-carbon alloy, gallium arsenide, indium arsenide, lead sulfide or another III-V or II-VI compound semiconductor. The first semiconductor layer **101** is used for the formation of semiconductor components 10 which may be 1 to N (N is a natural number) first transistors and other components of the RFIC device.

The second dielectric layer **102** is attached to the first semiconductor layer **101** via the second surface of the first semiconductor layer **101**. The second dielectric layer **102** 15 may include at least one dielectric material such as, for example, silicon dioxide, silicon nitride, silicon oxynitride, silicon oxide or any combination thereof and have a thickness smaller than 1  $\mu$ m, for example, 50-500 nm, with 100-300 nm being preferred.

The substrate layer **103** may be monocrystalline silicon, silicon oxide, silicon nitride or silicate glass and may be adapted to support the first compound semiconductor substrate **100**.

Referring to FIG. 2, a first transistor 104 and a shallow 25 trench isolation (STI) 105 for isolating the first transistor 104 are formed based on the first semiconductor layer 101. Doped regions in the first semiconductor layer 101 respectively serving as a source 104s, a drain 104d and a conductive channel 104c of the first transistor 104 are formed by 30 different doping processes known to those skilled in the art, and description thereof in further detail is therefore deemed unnecessary. Above the channel 104c is formed a gate 104g. In addition to the first transistor 104, a second transistor, a third transistor and other RFIC devices may also be formed 35 in the first semiconductor layer 101.

The portion of the first semiconductor layer **101** surrounded and isolated by the STI **105** is called a first semiconductor sheet, and the first transistor **104** is fabricated within the first semiconductor sheet and covered by a first 40 dielectric layer **106**. Preferably, the first semiconductor sheet is formed of silicon or a silicon-containing semiconductor.

The first dielectric layer **106** is formed over the first semiconductor layer **101** by means of vapor deposition and includes at least one dielectric material such as silicon oxide, 45 silicon nitride, silicon oxynitride or a combination thereof. It has a thickness smaller than 50  $\mu$ m such as, for example, 10  $\mu$ m. The first dielectric layer **106** is attached to the first semiconductor layer **101** via the first surface of the first semiconductor layer **101** so that the first dielectric layer **106** 50 covers the first transistor **104**.

In this step, contact holes for connecting to an external circuit may be further formed respectively on the source 104s, the drain 104d and the gate 104g.

As shown in FIG. **3**, a second substrate **107** is provided, <sup>55</sup> which may be monocrystalline silicon, silicon oxide, silicon nitride or silicate glass. The second substrate **107** may be bonded to the surface of the first dielectric layer **106** by a bonding process so that it can support the first compound semiconductor substrate **100**. For example, in this embodioment, a direct bonding process using the first dielectric layer **106** as a bonding layer may be adopted, in which the first compound semiconductor substrate **100** and the second substrate **107** are placed in a vacuum bonding chamber so that they come into contact with each other and further <sup>65</sup> respectively with upper and lower heating plates. The heating plates are then heated to a temperature of 300° C.-500°

C. so that the first dielectric layer **106** and hence the first compound semiconductor substrate **100** are bonded to the second substrate **107** by ion migration and thermal melting.

In another embodiment, for example, a silicon dioxide layer may be first deposited over the surface of the second substrate, and then the silicon dioxide layer and the first dielectric layer, and hence the second substrate and the first compound semiconductor substrate may be boned together thermally.

Referring to FIGS. 3 and 4, with the second substrate 107 serving as a support, the substrate layer 103 on the first compound semiconductor substrate 100 is removed, for example by chemical mechanical polishing (CMP), thus exposing the surface of the second dielectric layer 102. Alternatively, the substrate layer 103 may also be removed by etching, or otherwise, to expose the surface of the second dielectric layer 102.

In another embodiment, the CMP may be continued following the removal of the substrate layer **103** and expo-<sup>20</sup> sure of the second dielectric layer **102** to thin the second dielectric layer **102**. In this embodiment, the thickness of the second dielectric layer **102** may be reduced from 1  $\mu$ m to 0.5  $\mu$ m.

Referring to FIG. 5, a sheet-like heat sink 108 for dissipating heat generated by the semiconductor device is formed on the exposed surface of the second dielectric layer 102, i.e., the surface thereof opposite to the first semiconductor layer 101. Preferably, the sheet-like heat sink 108 includes a first heat sink sheet 108a in a vertical projection area of the first transistor 104, or a vertical projection area of the first heat sink sheet 108a on the first semiconductor layer 101covers the first transistor 104. When there are more than one first transistor 104, each portion of the first heat sink sheet 108*a* corresponds to a respective first transistor 104. In this embodiment, since the sheet-like heat sink 108 include only the first heat sink sheet 108*a*, it itself is the first heat sink sheet 108a, as shown in FIG. 5. The sheet-like heat sink 108 may be a dielectric material with a thermal conductivity five times higher than that of the second dielectric layer 102. As a result, with this efficient heat-dissipating component formed external to the second dielectric layer 102, heat generated by the first transistor 104 in the first semiconductor layer 101 can be dissipated through its bottom. In order to avoid introducing any additional electrical induction or parasitic effect to the transistor, the heat-dissipating component is preferably implemented as a heat sink made of a dielectric material with a high thermal conductivity. If the thermal conductivity is close to that of silicon, then heat dissipation capabilities that are substantially the same as provided by the removed silicon substrate or close thereto can be attained. For reference, silicon has a thermal conductivity of about 140 W/m-K at the room temperature, and that of silicon oxide is approximately 0.2-1.4140 W/m-K. Aluminum nitride or another piezoelectric material with a high thermal conductivity (the thermal conductivity of aluminum nitride is comparable to that of silicon) may be suitably selected and deposited and etched by conventional semiconductor thin-film processes so as to be compatible with CMOS processes.

The sheet-like heat sink **108** may be formed of a nitrogencontaining dielectric, an oxygen-containing dielectric, boron nitride, aluminum, an aluminum-containing compound, copper, a copper-containing compound, aluminum nitride, diamond-like carbon or a combination thereof.

In one embodiment, the sheet-like heat sink 108 includes the first heat sink sheet 108a in the vertical projection area of the first transistor 104. The first heat sink sheet 108a may

55

60

be formed of a nitrogen- or oxygen-containing dielectric with a thermal conductivity of up to 30 W/m-K. In this embodiment, the first heat sink sheet 108a may be implemented as a thermal conducting layer deposited by chemical vapor deposition (CVD) at a temperature in the range of 0° <sup>5</sup> C. to 450° C., for example, particularly at 200° C., 300° C. or 400° C. The first heat sink sheet 108a may be formed in positional correspondence to the first transistor 104 by etching the thermal conducting layer, for example, by a dry or wet etching process, in which photolithographic alignment is performed on its backside with respect to the side with features for optical alignment taken as a front side.

In this embodiment, the RFIC device may further include other semiconductor components such as capacitors and resistors, and the sheet-like heat sink **108** may include other heat sinks in vertical projection areas of semiconductor components other than the first transistor.

In another embodiment, the first heat sink sheet is made of aluminum nitride with a thermal conductivity of up to  $_{20}$  140-180 W/m-K. In this embodiment, the first heat sink sheet may be fabricated by sputtering.

In another embodiment, the first heat sink sheet is made of, for example, boron nitride having a certain crystalline phase and a thermal conductivity of up to 200 W/m-K.

In another embodiment, the first heat sink sheet is made of diamond-like carbon with a thermal conductivity of 1000 W/m-K.

Further, the sheet-like heat sink **108** may be formed of another metal that is preferred depending on its thermal <sup>30</sup> conductivity to be aluminum (thermal conductivity=237 W/m-K) or copper (thermal conductivity=401 W/m-K).

The first heat sink sheet may also be formed of another structure in the sheet-like heat sink.

In another embodiment, the sheet-like heat sink **108** may 35 further include heat sink sheets corresponding to semiconductor components other than the first transistor so as to effectively dissipate heat from them.

Referring to FIG. 6, in another embodiment, in order to effectively dissipate heat generated by the first transistor 104 40 through its bottom, the RFIC device further include a second heat sink sheet 109 on the surface of the second dielectric layer 102 opposite to the first semiconductor layer 101 and in connection with the first heat sink sheet 108*a*. The second heat sink sheet 109 may be physically connected to the first 45 heat sink sheet 108*a*. As such, in this embodiment, the sheet-like heat sink 108' includes the first heat sink sheet 108*a* and the second heat sink sheet 109. The second heat sink sheet 109 is preferably formed of a metal with a higher thermal conductivity, including but not limited to, alumi-50 num, copper, titanium, cobalt, nickel, molybdenum, tin, lead, cadmium, silver, gold, platinum or an alloy thereof, out of the vertical projection area of the first transistor 104.

The second heat sink sheet **109** may be formed by sputtering.

Referring to FIG. 7, in another embodiment, the RFIC device further includes a third dielectric layer 110 on the surface of the second dielectric layer 102 opposite to the first semiconductor layer 101. The third dielectric layer 110 may cover the sheet-like heat sink 108' partially or entirely.

Referring to FIG. 8, in another embodiment, the RFIC device further includes a third heat sink sheet 111 on the second dielectric layer 102 (i.e., the surface thereof opposite to the first semiconductor layer 101) and in physical connection with the second heat sink sheet 109. In this embodi-65 ment, the sheet-like heat sink 108" includes the first heat sink sheet 108*a*, the second heat sink sheet 109 and the third

heat sink sheet **111**, and the third heat sink sheet **111** may be, for example, an alloy solder ball or wire.

The third heat sink sheet **111** may be formed by sputtering.

In this embodiment, a step of removing the second substrate **107** is further included.

Accordingly, referring to FIG. 8, the present invention also provides an RFIC device fabricated by the method of the first embodiment of the invention. The RFIC device includes the first semiconductor layer 101, the first dielectric layer 106, the second dielectric layer 102 and the sheet-like heat sink. The first semiconductor layer 101 has the first surface that is parallel to the second surface. The first dielectric layer 106 is attached to the first semiconductor layer 101 via the first surface of the first semiconductor layer 101, and the second dielectric layer 102 is attached to the first semiconductor layer 101 via the second surface of the first semiconductor layer 101. Each of the first dielectric layer 106 and the second dielectric layer 102 includes at least one dielectric material. The first semiconductor laver 101 includes 1 to N first transistors 104 and at least one shallow trench isolation (STI) for isolating the first transistors 104. Each first transistor 104 has the doped regions serving as its source 104s, drain 104d and conductive 25 channel 104c in the first semiconductor layer 101 and the gate 104g formed in the first dielectric layer 106 in correspondence with the channel **104***c*.

The sheet-like heat sink is located on the surface of the second dielectric layer **102** opposite to the first semiconductor layer **101**.

The first semiconductor layer **101** includes a semiconductor material such as, for example, silicon, germanium, a silicon germanium alloy, a silicon-carbon alloy, gallium arsenide, indium arsenide, lead sulfide or another III-V or II-VI compound semiconductor. The first semiconductor layer **101** is used for the formation of semiconductor components which may be the first transistors **104** and other components necessary for construction of the RF device, for example, an RF switch.

Each of the first dielectric layer **106** and the second dielectric layer **102** includes at least one dielectric material such as, for example, silicon oxide, silicon nitride, silicon oxynitride or a combination thereof and has a thickness between 50 nm and 500 nm, with 100 nm and 300 nm being preferred.

In one embodiment, the first semiconductor layer 101 has a thickness smaller than 3  $\mu$ m, and the second dielectric layer has a thickness smaller than 1  $\mu$ m.

In one embodiment, the sheet-like heat sink is a dielectric with a thermal conductivity that is 5 times higher than that of the second dielectric layer.

In one embodiment, the sheet-like heat sink includes the first heat sink sheet 108a located in the vertical projection area of the first transistor 104.

In one embodiment, the first semiconductor layer 101 includes at least one first semiconductor sheet surrounded and isolated by the STI. The first transistor 104 is formed within a stack of the first semiconductor sheet and the first dielectric layer 106.

In one embodiment, the first semiconductor sheet is formed of silicon or a silicon-containing semiconductor.

In one embodiment, the second dielectric layer **102** is formed of an oxide, a nitride, silicon oxide, silicon nitride or a combination thereof.

In one embodiment, the first heat sink sheet 108a is formed of a nitrogen-containing dielectric, an oxygen-containing dielectric, boron nitride, aluminum, an aluminum-

containing compound, copper, a copper-containing compound or a combination thereof.

In one embodiment, the first heat sink sheet **108***a* is formed of aluminum nitride and/or diamond-like carbon.

In one embodiment, the RFIC device further includes a 5 third dielectric layer 110 on the surface of the second dielectric layer 102 opposite to the first semiconductor layer 101, the third dielectric layer 110 covering the sheet-like heat sink partially or entirely.

In one embodiment, the sheet-like heat sink further 10 includes a second heat sink sheet **109** on the surface of the second dielectric layer **102** opposite to the first semiconductor layer **101** and in connection with the first heat sink sheet **108***a*.

In one embodiment, the second heat sink sheet **109** is 15 located out of the vertical projection area of the first transistor **104**.

In one embodiment, the second heat sink sheet **109** includes a metal thin film including aluminum, copper, titanium, cobalt, nickel, molybdenum, tin, lead, cadmium, 20 silver, gold, platinum or an alloy thereof.

In one embodiment, the second heat sink sheet **109** is formed of a nitrogen-containing dielectric, an oxygen-containing dielectric, boron nitride, aluminum, an aluminumcontaining compound, copper, a copper-containing com-25 pound, diamond-like carbon or a combination thereof.

In one embodiment, the sheet-like heat sink further includes a third heat sink sheet **111** on the surface of the second dielectric layer **102** opposite to the first semiconductor layer and in connection with the second heat sink sheet 30 **109**.

In one embodiment, the third heat sink sheet **111** is an alloy solder ball or wire.

While the present invention has been described above with reference to several preferred embodiments, the inven-35 tion is not limited there to in any sense. All changes or modifications made by those skilled in the art based on the above disclosure of the present invention fall within the scope as defined by the appended claims.

What is claimed is:

**1**. A method of fabricating the radio frequency integrated circuit (RFIC) device, the method comprising:

- forming a semiconductor component based on a first semiconductor layer over a substrate layer, the semiconductor component including at least one transistor; 45 and forming a first dielectric layer covering the semiconductor component, wherein a second dielectric layer is included between the first semiconductor layer and the substrate layer;
- bonding a second substrate to the semiconductor compo-50 nent using the first dielectric layer as a bonding layer;
- removing the substrate layer from the second dielectric layer with the second substrate serving as a support, thereby exposing the second dielectric layer;
- forming a sheet-like heat sink by a material at least 55 including a dielectric material, on the exposed surface of the second dielectric layer for dissipating heat from the semiconductor component; and
- removing the second substrate.

**2**. The method of claim **1**, wherein the sheet-like heat sink <sup>60</sup> comprises a first heat sink sheet located in a vertical projection area of the at least one transistor.

**3.** The method of claim **1**, further comprising, subsequent to forming the sheet-like heat sink: forming, on the surface of the second dielectric layer opposite to 65 the first semiconductor layer, a third dielectric layer covering the sheet-like heat sink partially or entirely. 4. The method of claim 2, further comprising,

subsequent to forming the first heat sink sheet vertically corresponding to the at least one transistor: forming, on the surface of the second dielectric layer opposite to the first semiconductor layer, a second heat sink sheet connected to the first heat sink sheet and located out of the vertical projection area of the at least one transistor.

5. The method of claim 4, further comprising,

subsequent to forming the second heat sink sheet in connection with the first heat sink sheet: forming, on the surface of the second dielectric layer opposite to the first semiconductor layer, a third heat sink sheet in connection with the second heat sink sheet.

**6**. The method of claim **1**, further comprising, subsequent to the removal of the substrate layer and exposure of the second dielectric layer: thinning the second dielectric layer.

7. The method of claim 1, wherein the dielectric material of the sheet-like heat sink has a thermal conductivity five times higher than a thermal conductivity of the second dielectric layer.

**8**. The method of claim **1**, wherein the first semiconductor layer comprises at least one first semiconductor sheet surrounded and isolated by at least one shallow trench isolation, and wherein each of the at least one transistor is formed within a corresponding one of the at least one first semiconductor sheet and the first dielectric layer.

9. The method of claim 8, wherein the at least one first semiconductor sheet is formed of silicon or a silicon-containing semiconductor.

**10**. The method of claim **8**, wherein the second dielectric layer is formed of an oxide, a nitride, silicon oxide, silicon nitride or a combination thereof.

11. The method of claim 1, wherein the dielectric material of the first heat sink sheet includes a nitrogen-containing dielectric, an oxygen-containing dielectric, boron nitride, or a combination thereof.

**12**. The method of claim **1**, wherein the dielectric material of the first heat sink sheet includes one or more of aluminum nitride and diamond-like carbon.

**13**. A method for forming a radio frequency integrated circuit (RFIC) device comprising:

providing a semiconductor structure including:

- a first semiconductor layer having a first surface and a second surface,
- a first dielectric layer on the first surface of the first semiconductor layer,
- a semiconductor component within the first semiconductor layer and the first dielectric layer, the semiconductor component including at least one transistor, and
- a second dielectric layer on the second surface of the first semiconductor layer; and
- forming a sheet-like heat sink, formed of a material including a dielectric material on a surface of the second dielectric layer opposite to the first semiconductor layer to dissipate heat from the semiconductor component, wherein the sheet-like heat sink includes a first heat sink sheet arranged in a vertical projection area of the at least one transistor.

14. The method of claim 13, wherein the dielectric material of the sheet-like heat sink has a thermal conductivity five times higher than a thermal conductivity of the second dielectric layer.

**15**. The method of claim **13**, wherein the second dielectric layer is formed of an oxide, a nitride, silicon oxide, silicon nitride or a combination thereof.

15

16. The method of claim 13, wherein the sheet-like heat sink is formed by a material at least including a dielectric material.

17. The method of claim 16, wherein the dielectric material of the first heat sink sheet includes a nitrogen- $_5$  containing dielectric, an oxygen-containing dielectric, boron nitride, or a combination thereof.

18. The method of claim 16, wherein the dielectric material of the first heat sink sheet includes one or more of aluminum nitride and diamond-like carbon.

**19**. A method for forming a radio frequency integrated <sup>10</sup> circuit (RFIC) device, comprising:

providing a semiconductor structure including:

- a first semiconductor layer having a first surface and a second surface,
- a first dielectric layer on the first surface of the first semiconductor layer,
- a semiconductor component within the first semiconductor layer and the first dielectric layer, the semiconductor component including at least one transistor, and

- a second dielectric layer on the second surface of the first semiconductor layer;
- forming a sheet-like heat sink formed on a surface of the second dielectric layer opposite to the first semiconductor layer and configured to dissipate heat from the semiconductor component; and
- forming a third dielectric layer on the second dielectric layer opposite to the first semiconductor layer, the third dielectric layer embedding the sheet-like heat sink partially or entirely.

**20**. The method of claim **19**, wherein the sheet-like heat sink comprises a first heat sink sheet arranged in a vertical projection area of the at least one transistor and a second heat sink sheet located out of the vertical projection area of the at least one transistor and in connection with the first heat sink sheet.

\* \* \* \* \*