

(19) World Intellectual Property Organization  
International Bureau



(43) International Publication Date  
3 April 2008 (03.04.2008)

PCT

(10) International Publication Number  
WO 2008/039953 A3

(51) International Patent Classification:  
G06F 13/42 (2006.01)

(21) International Application Number:  
PCT/US2007/079790

(22) International Filing Date:  
27 September 2007 (27.09.2007)

(25) Filing Language: English

(26) Publication Language: English

(30) Priority Data:  
60/847,714 27 September 2006 (27.09.2006) US

(71) Applicant (for all designated States except US): **NXP B.V.**  
[—/NL]; High Tech Campus 60, NL-5656 AG Eindhoven (NL).

(71) Applicant and

(72) Inventor: **PONTIUS, Tim** [US/US]; 135 Wildflower Lane, Crystal Lake, IL 60014 (US).

(74) Agents: **CORDEIRO, David, Allen** et al.; Nxp Semiconductors, 1109 Mckay Drive Ms 41, San Jose, CA 95131 (US).

(81) Designated States (unless otherwise indicated, for every kind of national protection available): AE, AG, AL, AM, AT, AU, AZ, BA, BB, BG, BH, BR, BW, BY, BZ, CA, CH, CN, CO, CR, CU, CZ, DE, DK, DM, DO, DZ, EC, EE, EG, ES, FI, GB, GD, GE, GH, GM, GT, HN, HR, HU, ID, IL, IN, IS, JP, KE, KG, KM, KN, KP, KR, KZ, LA, LC, LK, LR, LS, LT, LU, LY, MA, MD, ME, MG, MK, MN, MW, MX, MY, MZ, NA, NG, NI, NO, NZ, OM, PG, PH, PL, PT, RO, RS, RU, SC, SD, SE, SG, SK, SL, SM, SV, SY, TJ, TM, TN, TR, TT, TZ, UA, UG, US, UZ, VC, VN, ZA, ZM, ZW.

(84) Designated States (unless otherwise indicated, for every kind of regional protection available): ARIPO (BW, GH, GM, KE, LS, MW, MZ, NA, SD, SL, SZ, TZ, UG, ZM, ZW), Eurasian (AM, AZ, BY, KG, KZ, MD, RU, TJ, TM), European (AT, BE, BG, CH, CY, CZ, DE, DK, EE, ES, FI, FR, GB, GR, HU, IE, IS, IT, LT, LU, LV, MC, MT, NL, PL, PT, RO, SE, SI, SK, TR), OAPI (BF, BJ, CF, CG, CI, CM, GA, GN, GQ, GW, ML, MR, NE, SN, TD, TG).

Published:  
— with international search report

(88) Date of publication of the international search report:  
31 July 2008

(54) Title: SPACED-ONE-HOT RECEIVER




FIG. 4

(57) Abstract: A mobile device that incorporates the MIPI D-PHY specification has data lanes for carrying data between electronic modules within the device. The data lanes may incorporate a spaced-one-hot approach for asynchronously receiving a data signal over a two-wire interface. A two-wire receive interface is provided that uses an exclusive-NOR to capture a timing signal along with a set-reset flip-flop which holds the state of the data line so that a D flip-flop that is clocked on the falling edge of the timing signal received from the exclusive-NOR gate can sample the data and provide an accurate asynchronous data output.

WO 2008/039953 A3

**INTERNATIONAL SEARCH REPORT**

International application No  
**PCT/US2007/079790**

**A. CLASSIFICATION OF SUBJECT MATTER**  
INV. G06F13/42

According to International Patent Classification (IPC) or to both national classification and IPC

**B. FIELDS SEARCHED**

Minimum documentation searched (classification system followed by classification symbols)  
G06F

Documentation searched other than minimum documentation to the extent that such documents are included in the fields searched

Electronic data base consulted during the international search (name of data base and, where practical, search terms used)  
EPO-Internal, WPI Data

**C. DOCUMENTS CONSIDERED TO BE RELEVANT**

Category*	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
A	MARCO STORTO AND ROBERTO SALETTI.: "Time-multiplexed dual-rail protocol for lowpower delay-insensitive asynchronous communication." POWER AND TIMING MODELING, OPTIMIZATION AND SIMULATION (PATMOS), October 1998 (1998-10), page 136, XP002475259 the whole document	1-16
A	IEEE: "IEEE Std 1394-1995" IEEE STANDARD 1394-1995, 1995, page 32, XP002475297 USA the whole document	1-16

Further documents are listed in the continuation of Box C.

See patent family annex.

\* Special categories of cited documents:

"A" document defining the general state of the art which is not considered to be of particular relevance

"E" earlier document but published on or after the international filing date

"L" document which may throw doubts on priority claim(s) or which is cited to establish the publication date of another citation or other special reason (as specified)

"O" document referring to an oral disclosure, use, exhibition or other means

"P" document published prior to the international filing date but later than the priority date claimed

"T" later document published after the international filing date or priority date and not in conflict with the application but cited to understand the principle or theory underlying the invention

"X" document of particular relevance; the claimed invention cannot be considered novel or cannot be considered to involve an inventive step when the document is taken alone

"Y" document of particular relevance; the claimed invention cannot be considered to involve an inventive step when the document is combined with one or more other such documents, such combination being obvious to a person skilled in the art.

"&" document member of the same patent family

Date of the actual completion of the international search <b>7 April 2008</b>	Date of mailing of the international search report <b>23/04/2008</b>
--	---

Name and mailing address of the ISA/ European Patent Office, P.B. 5818 Patentlaan 2 NL - 2280 HV Rijswijk Tel. (+31-70) 340-2040, Tx. 31 651 epo nl, Fax: (+31-70) 340-3016	Authorized officer  <b>Ryan, Michael</b>
---	--

## INTERNATIONAL SEARCH REPORT

International application No

PCT/US2007/079790

G(Continuation). DOCUMENTS CONSIDERED TO BE RELEVANT		
Category*	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
A	<p>ANTHONY J. MCAULEY: "Four State Asynchronous Architectures" IEEE TRANSACTIONS ON COMPUTERS,, vol. 41, no. 2, 2 February 1992 (1992-02-02), pages 129-142, XP002475258 the whole document</p> <p>-----</p>	1-16
A	<p>MARK B. JOSEPHS, STEVEN M. NOWICK, AND C. H. (KEES) VAN BERKEL: "Modeling and Design of Asynchronous Circuits" PROCEEDINGS OF THE IEEE,, vol. 87, no. 2, February 1999 (1999-02), pages 234-242, XP002475260 the whole document</p> <p>-----</p>	1-16
A	<p>PEDRO A. MOLINA P. Y. K. CHEUNG DAVID S. BORMANN: "QUASI DELAY-INSENSITIVE BUS FOR FULLY ASYNCHRONOUS SYSTEMS" CIRCUITS AND SYSTEMS, 1996. ISCAS '96., 'CONNECTING THE WORLD', 1996 IEEE INTERNATIONAL SYMPOSIUM ON, vol. 4, 15 May 1996 (1996-05-15), XP002475275 the whole document</p> <p>-----</p>	1-16