

(19) World Intellectual Property Organization
International Bureau



(43) International Publication Date
18 May 2006 (18.05.2006)

PCT

(10) International Publication Number
WO 2006/052379 A1

(51) International Patent Classification:
H01L 29/786 (2006.01) *H01L 21/336* (2006.01)

(74) Agent: **DRAKE, Paul, S.**; Advanced Micro Devices, Inc.,
5204 East Ben White Boulevard, M/S 562, Austin, TX
78741 (US).

(21) International Application Number:
PCT/US2005/036894

(81) Designated States (*unless otherwise indicated, for every kind of national protection available*): AE, AG, AL, AM, AT, AU, AZ, BA, BB, BG, BR, BW, BY, BZ, CA, CH, CN, CO, CR, CU, CZ, DE, DK, DM, DZ, EC, EE, EG, ES, FI, GB, GD, GE, GH, GM, HR, HU, ID, IL, IN, IS, JP, KE, KG, KM, KP, KR, KZ, LC, LK, LR, LS, LT, LU, LV, LY, MA, MD, MG, MK, MN, MW, MX, MZ, NA, NG, NI, NO, NZ, OM, PG, PH, PL, PT, RO, RU, SC, SD, SE, SG, SK, SL, SM, SY, TJ, TM, TN, TR, TT, TZ, UA, UG, US, UZ, VC, VN, YU, ZA, ZM, ZW.

(22) International Filing Date: 12 October 2005 (12.10.2005)

(25) Filing Language: English

(26) Publication Language: English

(30) Priority Data:
10/986,399 10 November 2004 (10.11.2004) US

(71) Applicant (*for all designated States except US*): **ADVANCED MICRO DEVICES, INC.** [US/US]; One AMD Place, Mail Stop 68, Sunnyvale, CA 94088-3453 (US).

(84) Designated States (*unless otherwise indicated, for every kind of regional protection available*): ARIPO (BW, GH, GM, KE, LS, MW, MZ, NA, SD, SL, SZ, TZ, UG, ZM, ZW), Eurasian (AM, AZ, BY, KG, KZ, MD, RU, TJ, TM), European (AT, BE, BG, CH, CY, CZ, DE, DK, EE, ES, FI, FR, GB, GR, HU, IE, IS, IT, LT, LU, LV, MC, NL, PL, PT, RO, SE, SI, SK, TR), OAPI (BF, BJ, CF, CG, CI, CM, GA, GN, GQ, GW, ML, MR, NE, SN, TD, TG).


(72) Inventors; and

(75) Inventors/Applicants (*for US only*): **XIANG, Qi** [CN/US]; 1119 Thames Drive, San Jose, CA 95129 (US). **SUBBA, Niraj** [NP/US]; 1063 Morse Avenue, Apartment #12-300, Sunnyvale, CA 94089 (US). **MASZARA, Witold, P.** [US/US]; 15375 Via De Ninos, Morgan Hill, CA 95037 (US). **KRIVOKAPIC, Zoran** [US/US]; 2321 De Varona Place, Santa Clara, CA 95050 (US). **LIN, Ming-Ren** [US/US]; 10970 Santa Teresa Drive, Cupertino, CA 95014 (US).

Published:
— with international search report

For two-letter codes and other abbreviations, refer to the "Guidance Notes on Codes and Abbreviations" appearing at the beginning of each regular issue of the PCT Gazette.

(54) Title: STRAINED FULLY DEPLETED SILICON ON INSULATOR SEMICONDUCTOR DEVICE AND MANUFACTURING METHOD THEREFOR



(57) Abstract: A semiconductor substrate (102) is provided having an insulator (104) thereon with a semiconductor layer (106) on the insulator (104). A deep trench isolation (108) is formed, introducing strain to the semiconductor layer (106). A gate dielectric (202) and a gate (204) are formed on the semiconductor layer (106). A spacer (304) is formed around the gate (204), and the semiconductor layer (106) and the insulator (104) are removed outside the spacer (304). Recessed source/drain (402) are formed outside the spacer (304).

WO 2006/052379 A1

**STRAINED FULLY DEPLETED SILICON ON INSULATOR SEMICONDUCTOR DEVICE
AND MANUFACTURING METHOD THEREFOR**

TECHNICAL FIELD

The present invention relates generally to silicon-on-insulator semiconductor devices and more particularly to fully depleted silicon-on-insulator transistors.

BACKGROUND ART

At the present time, electronic products are used in almost every aspect of life, and the heart of these electronic products is the integrated circuit. Integrated circuits are used in everything from airplanes and televisions to wristwatches.

Integrated circuits are made in and on silicon wafers by extremely complex systems that require the coordination of hundreds or even thousands of precisely controlled processes to produce a finished semiconductor wafer. Each finished semiconductor wafer has hundreds to tens of thousands of integrated circuits, each wafer worth hundreds or thousands of dollars.

Integrated circuits are made up of hundreds to millions of individual components. One common component is the semiconductor transistor. The most common and important semiconductor technology presently used is silicon-based, and the most preferred silicon-based semiconductor device is a complementary metal oxide semiconductor ("CMOS") transistor.

The principal elements of a CMOS transistor generally consist of a silicon substrate having shallow trench oxide isolation regions cordoning off transistor areas. The transistor areas contain polysilicon gates on silicon oxide gates, or gate oxides, over the silicon substrate. The silicon substrate on both sides of the polysilicon gate is slightly doped to become conductive. These lightly doped regions of the silicon substrate are referred to as "shallow source/drain", which are separated by a channel region beneath the polysilicon gate. A curved silicon oxide or silicon nitride spacer, referred to as a "sidewall spacer", on the sides of the polysilicon gate allows deposition of additional doping to form more heavily doped regions of the shallow source/drain ("S/D"), which are called "deep S/D".

To complete the transistor, a silicon oxide dielectric layer is deposited to cover the polysilicon gate, the curved spacer, and the silicon substrate. To provide electrical connections for the transistor, openings are etched in the silicon oxide dielectric layer to the polysilicon gate and the S/D. The openings are filled with metal to form electrical contacts. To complete the integrated circuits, the contacts are connected to additional levels of wiring in additional levels of dielectric material to the outside of the dielectric material.

One improvement to the CMOS transistor uses an insulating substrate and is called silicon on insulator ("SOI"). The advantages of using an insulating substrate in CMOS and high speed field effect transistors ("FETs") include latchup immunity, radiation hardness, reduced parasitic junction capacitance, reduced junction

leakage currents, and reduced short channel effects. Many of these advantages translate to increased speed performance of the FETs.

The SOI FETs are manufactured with an insulator, such as silicon dioxide, on a semiconductor substrate, such as silicon. The entire FETs, including their source junction, channel, drain junction, gate, ohmic contacts and wiring channels, are formed on silicon islands in the insulator and are insulated from any fixed potential. This results in what is called the "floating body" problem because the potential of the body or channel regions floats and can acquire a potential which can interfere with the proper functioning of the FETs. The floating body problem causes high leakage current and parasitic bipolar action since the semiconductor substrate is floating with respect to the channel. This problem has adverse affects on threshold voltage control and circuit operation.

In order to eliminate the floating body problem, it is necessary to fully deplete the silicon island. This means making the silicon island so thin that the entire thickness of the body region is depleted of majority carriers when the FET is in the off state and both junctions are at ground. To fully deplete the silicon island and create a fully depleted silicon on insulator ("FDSOI"), it has been found that the silicon island must be extremely thin.

However, having a thin silicon island causes problems in the fabrication of FDSOI CMOS in the formation of source and drain with low parasitic series resistance. One solution is to elevate the source and drain over the thin silicon island. Elevated source and drain are formed by selective epitaxial growth ("SEG"). Unfortunately, it is difficult to uniformly grow high quality, single crystalline source and drain on the extremely thin silicon island. Furthermore, processes performed prior to SEG, such as oxidation, pre-clean, and H₂ baking, can remove all or parts of the thin silicon needed for SEG.

Another key issue for fabrication of FDSOI CMOS is mechanisms to improve performance. One way to improve performance is to introduce tensile strain or compressive strain to the channel. Tensile strain along the direction of current flow increases both electron and hole mobility. On the other hand, compressive strain increases hole mobility but degrades electron mobility. Strain is introduced to the channel through trench isolation fill. However, mesa isolation, where there is no trench etch and fill, is conventionally used for FDSOI CMOS.

What is needed, therefore, is a way to uniformly grow high quality, single crystalline source and drain while introducing strain to the channel.

Solutions to these problems have been long sought but prior developments have not taught or suggested any solutions and, thus, solutions to these problems have long eluded those skilled in the art.

DISCLOSURE OF THE INVENTION

The present invention provides a semiconductor substrate having an insulator thereon with a semiconductor layer on the insulator. A deep trench isolation is formed, introducing strain to the semiconductor layer. A gate dielectric and a gate are formed on the semiconductor layer. A spacer is formed around the gate, and the semiconductor layer and the insulator are removed outside the spacer. Recessed source/drain are formed outside the spacer.

Certain embodiments of the invention have other advantages in addition to or in place of those mentioned above. The advantages will become apparent to those skilled in the art from a reading of the following detailed description when taken with reference to the accompanying drawings.

BRIEF DESCRIPTION OF THE DRAWINGS

- 5 FIG. 1 is a cross-section of a fully depleted silicon on insulator semiconductor wafer;
 FIG. 2 shows the structure of FIG. 1 with a gate formed thereon;
 FIG. 3 shows the structure of FIG. 2 with a liner and spacer deposited thereon;
 FIG. 4 shows the structure of FIG. 3 with recessed source/drain in accordance with an embodiment of the present invention;
- 10 FIG. 5 shows the structure of FIG. 4 after silicidation in accordance with an embodiment of the present invention;
- FIG. 6 shows the structure of FIG. 5 with a contact etch stop layer in accordance with an alternate embodiment of the present invention; and
- FIG. 7 is a flow chart of a method for manufacturing a strained fully depleted silicon on insulator
15 semiconductor device in accordance with the present invention.

MODE(S) FOR CARRYING OUT THE INVENTION

In the following description, numerous specific details are given to provide a thorough understanding of the invention. However, it will be apparent that the invention may be practiced without these specific details. In order to avoid obscuring the present invention, some well-known device configurations and process steps are
20 not disclosed in detail.

Likewise, the drawings showing embodiments of the device are semi-diagrammatic and not to scale and, particularly, some of the dimensions are for the clarity of presentation and may be shown greatly exaggerated in the FIGs.

The term "horizontal" as used herein is defined as a plane parallel to a substrate or wafer. The term
25 "vertical" refers to a direction perpendicular to the horizontal as just defined. Terms, such as "on", "above", "below", "bottom", "top", "side" (as in "sidewall"), "higher", "lower", "over", and "under", are defined with respect to the horizontal plane.

The term "processing" as used herein includes deposition of material or photoresist, patterning, exposure, development, etching, cleaning, and/or removal of the material or photoresist as required in forming a
30 described structure.

Referring now to FIG. 1, therein is shown a cross-section of a fully depleted silicon on insulator ("FDSOI") wafer 100, which includes a semiconductor substrate 102 of a material such as a p-doped silicon ("Si"). On top of the semiconductor substrate 102 is a buried oxide layer ("BOX") 104, which is an insulator layer of a material such as silicon dioxide (" SiO_2 "), and a channel layer 106 of a thin layer of Si.

35 In order to control short channel effects of 45nm and below node with a 25nm or smaller gate length, it has been discovered that the channel layer 106 must be thinner than 100 Å in thickness.

A deep trench isolation ("DTI") 108, spaced outside recessed source/drain 402 (FIG. 4), has been added to the FDSOI wafer 100. The DTI 108 is formed with a deep trench etch that etches through the channel layer 106, the BOX 104, and into the substrate 102. To maintain device isolation, the depth of the DTI must be greater than the recessed source/drain 402 (FIG. 4). In order to complete the DTI 108, the resulting deep trench is filled with a dielectric of a material such as SiO₂.

Referring now to FIG. 2, therein is shown the structure of FIG. 1 after conventional deposition, patterning, photolithography, and etching to form a gate dielectric 202 of a material such as SiO₂, silicon oxynitride ("SiON"), or silicon nitride ("Si₃N₄"), and a gate 204 of a material such as polysilicon or amorphous silicon which can be either doped or undoped.

Referring now to FIG. 3, therein is shown the structure of FIG. 2 after further processing. A recess etch of the DTI 108 prepares the wafer 100 for spacer formation in the DTI 108. A liner 302 of a material such as SiO₂ is deposited on the gate 204, the channel layer 106, and the DTI 108. A spacer 304 of a material such as Si₃N₄ is formed around the gate portion of the liner 302 and in the DTI 108.

Among the key issues for fabrication of FDSOI CMOS is the formation of source and drain with low parasitic series resistance. One solution has been to elevate the source and drain. Elevated source and drain can be formed by selective epitaxial growth ("SEG"). Unfortunately, it is difficult to uniformly grow high quality, single crystalline source and drain on an extremely thin silicon island such as the channel layer 106. Furthermore, processes performed prior to SEG, such as oxidation, pre-clean, and H₂ baking, can remove all or parts of the thin silicon needed for SEG.

Referring now to FIG. 4, therein is shown the structure of FIG 3 after processing in accordance with an embodiment of the present invention. Recessed source/drain 402 have been added to the FDSOI wafer 100. The channel layer 106 has been etched to form a channel 404.

To form the recessed source/drain 402, a suitable process, such as etching, is used to penetrate through the channel layer 106 and the BOX 104 between the gate 204 and the DTI 108. It has been discovered that a thin BOX 104 from 100Å - 600Å provides an optimal thickness. Selective epitaxial growth ("SEG") then takes place on the surface of the substrate 102 and the sidewall of the channel 404. This ensures a continuous, high quality Si surface for the SEG of the recessed source/drain 402 even when silicon of the channel layer 106 may be partially or even entirely consumed by previous processes.

The resulting structure retains the advantages of elevated source and drain, such as low parasitic series resistance, while overcoming the problem of SEG on thin silicon. At this stage, performance can be improved through modification of the SEG of the recessed source/drain 402.

Referring now to FIG. 5, therein is shown the structure of FIG. 4 after further processing in accordance with an embodiment of the present invention. Silicidation takes place on the gate 204 and the source/drain 402 to form a NiSi layer 504.

It will be understood that the order of forming the recessed source/drain 402 and the DTI 108 is optional and the sequence described above has been done so as a matter of convenience. The recessed source/drain 402 can be formed in situ during selective epitaxial growth of the recessed source/drain 402 or by ion implantation and rapid thermal anneal. Through strain engineered trench fill dielectrics, the DTI 108 introduces strain to the channel 404 and is preferred for isolation among transistors.

Introducing tensile strain or compressive strain to the channels of FDSOI CMOS devices improves performance. Tensile strain along the direction of current flow increases both electron and hole mobility in an NMOS. On the other hand compressive strain improves performance of a PMOS by increasing hole mobility. Thus, applied strain as appropriate to the channel 404 significantly increases channel mobility, consequently increasing drive current by a significant fraction of the mobility gain.

It has been discovered that strain can be further improved in FDSOI PMOS transistors by selective epitaxial growth of silicon germanium (SiGe). Thus, the SiGe of the recessed source/drain 402 effectively induce strain in the channel 404 of a FDSOI PMOS transistor. The strain is also more effective because the recessed source/drain 402 are immediately adjacent the channel 404 and allow more strain to be introduced than can be introduced in raised source/drain.

Furthermore, it has been discovered that strain can be further improved in FDSOI NMOS transistors by selective epitaxial growth of silicon carbide (SiC). Thus, SiC of the recessed source/drain effectively induce strain in the channel 404 of a FDSOI NMOS transistor. The strain is also more effective because the recessed source/drain 402 are immediately adjacent the channel 404 and more strain can be introduced than can be introduced in raised source/drain.

The above strain control can be implemented as an adjunct to the strain control from the DTI 108 or as the primary control where the DTI 108 is formed before the recessed source/drain 402.

Referring now to FIG. 6, therein is shown the structure of FIG. 5 after further processing in accordance with an alternate embodiment of the present invention. An etch has removed the spacer 304 (FIG. 5) and the dielectric fill of the DTI 108 (FIG. 5), leaving a trench 602. After the etch, a contact etch stop layer 604 is deposited in the trench 602 and over the source/drain 402, the liner 302, and the gate 204. The contact etch stop layer 604 in the trench 602 introduces additional strain to the channel 404.

Referring now to FIG. 7, therein is shown a flow chart of a method 700 for manufacturing a strained fully depleted silicon on insulator semiconductor device in accordance with the present invention. The method 700 includes providing a semiconductor substrate having an insulator thereon with a semiconductor layer on the insulator in a block 702; forming a gate dielectric and a gate on the semiconductor layer in a block 704; forming a deep trench isolation spaced outside the spacer and introducing strain to the semiconductor layer in a block 706; forming a spacer around the gate in a block 708; removing the semiconductor layer and the insulator outside the spacer in a block 710; and forming recessed source/drain outside the spacer in a block 712.

Thus, it has been discovered that the semiconductor device method and apparatus of the present invention furnish important and heretofore unknown and unavailable solutions, capabilities, and functional advantages for FDSOI CMOS. The resulting process and configurations are straightforward, economical, uncomplicated, highly versatile, accurate, sensitive, and effective, and can be implemented by adapting known components for ready manufacturing, application, and utilization.

While the invention has been described in conjunction with a specific best mode, it is to be understood that many alternatives, modifications, and variations will be apparent to those skilled in the art in light of the foregoing description. Accordingly, it is intended to embrace all such alternatives, modifications, and variations which fall within the scope of the included claims. All matters hithertofore set forth herein or shown in the accompanying drawings are to be interpreted in an illustrative and non-limiting sense.

THE INVENTION CLAIMED IS:

1. A method (700) for manufacturing a semiconductor device comprising:
providing a semiconductor substrate (102) having an insulator (104) thereon with a semiconductor layer (106) on the insulator (104);
5 forming a deep trench isolation (108), introducing strain to the semiconductor layer (106);
forming a gate dielectric (202) and a gate (204) on the semiconductor layer (106);
forming a spacer (304) around the gate (204);
removing the semiconductor layer (106) and the insulator (104) outside the spacer (304); and
forming recessed source/drain (402) outside the spacer (304)..
- 10 2. The method (700) of claim 1 wherein forming recessed source/drain (402) outside the spacer (304) further comprises forming recessed source/drain (402) by selective epitaxial growth outside the spacer (304).
3. The method (700) of claim 1 wherein forming recessed source/drain (402) outside the spacer (304) further comprises forming recessed carbon doped silicon source/drain (402) outside the spacer (304),
15 introducing strain to the semiconductor layer (106).
4. The method (700) of claim 1 wherein forming recessed source/drain (402) outside the spacer (304) further comprises forming recessed silicon germanium source/drain (402) outside the spacer (304), introducing strain to the semiconductor layer (106).
5. The method (700) of claim 1 additionally comprising:
20 removing the spacer (304);
removing the deep trench isolation (108), leaving a trench (602);
depositing a layer (604) in the trench (602), over the recessed source/drain (402), and over the gate (204), introducing strain to the semiconductor layer (106).
6. A semiconductor device comprising:
25 a semiconductor substrate (102) having an insulator (104) thereon with a semiconductor layer (106) on the insulator (104);
a gate dielectric (202) and a gate (204) on the semiconductor layer (106);
optionally a spacer (304) around the gate (204);
recessed source/drain (402) outside the spacer (304); and
30 a trench (602) spaced outside the spacer (304), optionally introducing strain to the silicon layer as a deep trench isolation (108).
7. The semiconductor device of claim 6 wherein the recessed source/drain (402) outside the spacer (304) further comprises recessed source/drain (402) formed by selective epitaxial growth outside the spacer (304).
- 35 8. The semiconductor device of claim 6 wherein the recessed source/drain (402) outside the spacer (304) further comprises recessed carbon doped silicon source/drain (402) outside the spacer (304) introducing strain to the semiconductor layer (106).

9. The semiconductor device of claim 6 wherein the recessed source/drain (402) outside the spacer (304) further comprises recessed silicon germanium source/drain (402) outside the spacer (304), introducing strain to the semiconductor layer (106).

10. The semiconductor device of claim 6 additionally comprising a layer in the trench (602), over
5 the recessed source/drain (402), and over the gate (204), introducing strain to the semiconductor layer (106).

1/3




FIG. 1




FIG. 2




FIG. 3




FIG. 4




FIG. 5




FIG. 6




FIG. 7

INTERNATIONAL SEARCH REPORT

International application No
PCT/US2005/036894

A. CLASSIFICATION OF SUBJECT MATTER
H01L29/786 H01L21/336

According to International Patent Classification (IPC) or to both national classification and IPC

B. FIELDS SEARCHED
Minimum documentation searched (classification system followed by classification symbols)
H01L

Documentation searched other than minimum documentation to the extent that such documents are included in the fields searched

Electronic data base consulted during the international search (name of data base and, where practical, search terms used)
EPO-Internal

C. DOCUMENTS CONSIDERED TO BE RELEVANT		
Category*	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
X	US 2004/188760 A1 (SKOTNICKI THOMAS ET AL) 30 September 2004 (2004-09-30)	6,7
Y	figures 6,7	1-4,8,9
X	----- JURCZAK M ET AL: "SILICON-ON-NOTHING (SON)-AN INNOVATIVE PROCESS FOR ADVANCED CMOS" IEEE TRANSACTIONS ON ELECTRON DEVICES, IEEE SERVICE CENTER, PISACATAWAY, NJ, US, vol. 47, no. 11, November 2000 (2000-11), pages 2179-2185, XP000970486 ISSN: 0018-9383 figure 1 ----- -/--	6,7

Further documents are listed in the continuation of Box C. See patent family annex.

* Special categories of cited documents :

<p>*A* document defining the general state of the art which is not considered to be of particular relevance</p> <p>*E* earlier document but published on or after the international filing date</p> <p>*L* document which may throw doubts on priority claim(s) or which is cited to establish the publication date of another citation or other special reason (as specified)</p> <p>*O* document referring to an oral disclosure, use, exhibition or other means</p> <p>*P* document published prior to the international filing date but later than the priority date claimed</p>	<p>*T* later document published after the international filing date or priority date and not in conflict with the application but cited to understand the principle or theory underlying the invention</p> <p>*X* document of particular relevance; the claimed invention cannot be considered novel or cannot be considered to involve an inventive step when the document is taken alone</p> <p>*Y* document of particular relevance; the claimed invention cannot be considered to involve an inventive step when the document is combined with one or more other such documents, such combination being obvious to a person skilled in the art.</p> <p>* & * document member of the same patent family</p>
--	--

Date of the actual completion of the international search <p style="text-align: center;">2 February 2006</p>	Date of mailing of the international search report <p style="text-align: center;">13/02/2006</p>
Name and mailing address of the ISA/ European Patent Office, P.B. 5818 Patentlaan 2 NL - 2280 HV Rijswijk Tel. (+31-70) 340-2040, Tx. 31 651 epo nl, Fax: (+31-70) 340-3016	Authorized officer <p style="text-align: center;">Juhl, A</p>

INTERNATIONAL SEARCH REPORT

national application No

T/US2005/036894

C(Continuation). DOCUMENTS CONSIDERED TO BE RELEVANT		
Category*	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
X	MONFRAY S ET AL: "COULOMB-BLOCKADE IN NANOMETRIC SI-FILM SILICON-ON-NOTHING (SON) MOSFETS" IEEE TRANSACTIONS ON NANOTECHNOLOGY, IEEE SERVICE CENTER, PISCATAWAY, NJ, US, vol. 2, no. 4, December 2003 (2003-12), pages 295-300, XP001046490 ISSN: 1536-125X figure 2	6,7
Y	US 2004/108559 A1 (SUGII NOBUYUKI ET AL) 10 June 2004 (2004-06-10) figure 24	1,2,4,9
Y	US 6 605 498 B1 (MURTHY ANAND S ET AL) 12 August 2003 (2003-08-12) column 4, line 27 - line 46; figures 5,6	1,3,8
A	US 2004/087114 A1 (XIANG QI ET AL) 6 May 2004 (2004-05-06) paragraph '0005!	4,9
A	WO 2004/049406 A (INTERNATIONAL BUSINESS MACHINES CORPORATION; DORIS, BRUCE, B; CHIDAMBA) 10 June 2004 (2004-06-10) page 6, line 3 - line 20; figure 6	5,10
A	US 2004/018668 A1 (MASZARA WITOLD P) 29 January 2004 (2004-01-29) paragraph '0022!; claim 4	5,10
A	US 2004/005740 A1 (LOCHTEFELD ANTHONY J ET AL) 8 January 2004 (2004-01-08) figure 8b	4,9
A	US 5 986 287 A (EBERL ET AL) 16 November 1999 (1999-11-16) column 6, line 24 - line 36	5,10
A	US 2004/217430 A1 (CHU JACK OON) 4 November 2004 (2004-11-04) paragraph '0040!	1

INTERNATIONAL SEARCH REPORT

Information on patent family members

International application No
.../US2005/036894

Patent document cited in search report	A1	Publication date	Patent family member(s)	Publication date
US 2004188760	A1	30-09-2004	NONE	
US 2004108559	A1	10-06-2004	JP 2004128185 A	22-04-2004
US 6605498	B1	12-08-2003	NONE	
US 2004087114	A1	06-05-2004	NONE	
WO 2004049406	A	10-06-2004	AU 2002368388 A1 EP 1565931 A1	18-06-2004 24-08-2005
US 2004018668	A1	29-01-2004	AU 2003238916 A1 CN 1659696 A EP 1516362 A2 JP 2005531144 T WO 2004001798 A2	06-01-2004 24-08-2005 23-03-2005 13-10-2005 31-12-2003
US 2004005740	A1	08-01-2004	US 2005189563 A1 US 2005218453 A1 US 2005205934 A1 US 2005212061 A1 US 2005199954 A1 US 2006011984 A1 US 2006014366 A1	01-09-2005 06-10-2005 22-09-2005 29-09-2005 15-09-2005 19-01-2006 19-01-2006
US 5986287	A	16-11-1999	DE 19533313 A1 JP 9129751 A	13-03-1997 16-05-1997
US 2004217430	A1	04-11-2004	JP 2004336048 A US 2005161711 A1 US 2005156169 A1	25-11-2004 28-07-2005 21-07-2005