



- (51) International Patent Classification: *H01L 27/24* (2006.01) *H01L 45/00* (2006.01)
- (21) International Application Number: PCT/US2020/027390
- (22) International Filing Date: 09 April 2020 (09.04.2020)
- (25) Filing Language: English
- (26) Publication Language: English
- (30) Priority Data: 16/400,572 01 May 2019 (01.05.2019) US
- (71) Applicant: **MICRON TECHNOLOGY, INC.** [US/US]; MS 1-525 8000 South Federal Way, Boise, ID 83716 (US).
- (72) Inventors: **WEI, Lei**; 6995 E. Tao Street, Boise, ID 83716 (US). **LI, Hongqi**; 5126 E. Bandsaw Street, Boise, ID 83716 (US).
- (74) Agent: **TAYLOR, Jennifer, J.**; Wells St. John P.S., 601 W. Main Avenue, Suite 600, Spokane, WA 99201 (US).
- (81) Designated States (unless otherwise indicated, for every kind of national protection available): AE, AG, AL, AM, AO, AT, AU, AZ, BA, BB, BG, BH, BN, BR, BW, BY, BZ, CA, CH, CL, CN, CO, CR, CU, CZ, DE, DJ, DK, DM, DO, DZ, EC, EE, EG, ES, FI, GB, GD, GE, GH, GM, GT, HN, HR, HU, ID, IL, IN, IR, IS, JO, JP, KE, KG, KH, KN, KP, KR, KW, KZ, LA, LC, LK, LR, LS, LU, LY, MA, MD, ME, MG, MK, MN, MW, MX, MY, MZ, NA, NG, NI, NO, NZ, OM, PA, PE, PG, PH, PL, PT, QA, RO, RS, RU, RW, SA, SC, SD, SE, SG, SK, SL, ST, SV, SY, TH, TJ, TM, TN, TR, TT, TZ, UA, UG, US, UZ, VC, VN, WS, ZA, ZM, ZW.

(54) Title: MULTITIER ARRANGEMENTS OF INTEGRATED DEVICES, AND METHODS OF FORMING SENSE/ACCESS LINES




FIG. 1

(57) Abstract: Some embodiments include an arrangement having a memory tier with memory cells on opposing sides of a coupling region. First sense/access lines are under the memory cells, and are electrically connected with the memory cells. A conductive interconnect is within the coupling region. A second sense/access line extends across the memory cells, and across the conductive interconnect. The second sense/access line has a first region having a second conductive material over a first conductive material, and has a second region having only the second conductive material. The first region is over the memory cells, and is electrically connected with the memory cells. The second region is over the conductive interconnect and is electrically coupled with the conductive interconnect. An additional tier is under the memory tier, and includes CMOS circuitry coupled with the conductive interconnect. Some embodiments include methods of forming multitier arrangements.



(84) Designated States (*unless otherwise indicated, for every kind of regional protection available*): ARIPO (BW, GH, GM, KE, LR, LS, MW, MZ, NA, RW, SD, SL, ST, SZ, TZ, UG, ZM, ZW), Eurasian (AM, AZ, BY, KG, KZ, RU, TJ, TM), European (AL, AT, BE, BG, CH, CY, CZ, DE, DK, EE, ES, FI, FR, GB, GR, HR, HU, IE, IS, IT, LT, LU, LV, MC, MK, MT, NL, NO, PL, PT, RO, RS, SE, SI, SK, SM, TR), OAPI (BF, BJ, CF, CG, CI, CM, GA, GN, GQ, GW, KM, ML, MR, NE, SN, TD, TG).

Declarations under Rule 4.17:

— *as to applicant's entitlement to apply for and be granted a patent (Rule 4.17(ii))*

Published:

— *with international search report (Art. 21(3))*

MULTITIER ARRANGEMENTS OF INTEGRATED DEVICES, AND METHODS OF FORMING SENSE/ACCESS LINES

RELATED PATENT DATA

5 This application claims priority to and the benefit of U.S. Provisional Patent Application Serial No. 16/400,572, filed May 1, 2019, the disclosure of which is incorporated herein by reference.

TECHNICAL FIELD

10 Multitier arrangements of integrated devices, and methods of forming sense/access lines.

BACKGROUND

 Efforts are being directed toward forming multitier arrangements
15 of integrated devices. For instance, a tier comprising memory may be formed over a tier comprising drivers, sense amplifiers, etc. It may be desired to form sense/access lines (e.g., bitlines) which are coupled with memory devices of the upper tier, and which are also coupled with components of the lower tier through interconnects that extend through
20 the upper tier. It would be desirable to develop structures specifically configured to be suitable for such applications, and to develop methods of forming such structures.

BRIEF DESCRIPTION OF THE DRAWINGS

25 FIG. 1 is a diagrammatic cross-sectional side view of an example assembly comprising an example arrangement of memory cells.

 FIG. 1A is a diagrammatic top view of a region of the assembly of FIG. 1. The cross-section of FIG. 1 is along the line 1-1 of FIG. 1A.

 FIG. 1B is a diagrammatic cross-sectional side view of an
30 example memory cell which may be utilized instead of the example memory cells shown in FIG. 1.

 FIG. 2 is a diagrammatic cross-sectional side view of an example multitier configuration.

FIG. 3 is a diagrammatic top view of a region of the assembly of FIG. 1 illustrating the wordlines and bitlines in isolation from other components.

FIG. 4 is a diagrammatic schematic view of an example memory array.

FIG. 5 is a diagrammatic cross-sectional side view of an assembly at an example process stage of an example embodiment.

FIG. 6 is a diagrammatic cross-sectional side view of the assembly of FIG. 5 at an example process stage following that of FIG. 5.

FIG. 6A is a diagrammatic top view of a region of the assembly of FIG. 6. The cross-section of FIG. 6 is along the line 6-6 of FIG. 6A.

FIG. 7 is a diagrammatic cross-sectional side view of the assembly of FIG. 5 at an example process stage following that of FIG. 6.

FIG. 8 is a diagrammatic cross-sectional side view of the assembly of FIG. 5 at an example process stage following that of FIG. 7.

FIG. 9 is a diagrammatic cross-sectional side view of the assembly of FIG. 5 at an example process stage following that of FIG. 8.

FIG. 9A is a diagrammatic top view of a region of the assembly of FIG. 9. The cross-section of FIG. 9 is along the line 9-9 of FIG. 9A.

25 DETAILED DESCRIPTION OF THE ILLUSTRATED EMBODIMENTS

Some embodiments include multitier architectures in which a memory tier is over a tier comprising CMOS circuitry, and in which components of the memory tier are electrically coupled with the CMOS circuitry through conductive interconnects. In some embodiments, sense/access lines (e.g., bitlines) may extend across the memory cells and the conductive interconnects, and may have different compositional configurations over the memory cells than over the conductive interconnects. In some applications, regions of the sense/access lines which are over and directly against the conductive

interconnects will have lower resistance (i.e., higher conductivity) than regions which are over and directly against electrodes of the memory cells. Some embodiments include methods of forming multitier architectures. Example embodiments are described with reference to
5 FIGS. 1-9.

Referring to FIG. 1, an assembly 10 shows an example configuration for coupling a bitline (50) to memory cells (12) and a conductive interconnect (46).

The assembly 10 includes a memory array 11, which comprises
10 the memory cells 12. The memory cells 12 are supported by wordlines (access lines) 14. The illustrated memory cells 12 may be representative of a large number of substantially identical memory cells within the memory array 11; and in some embodiments the memory array 11 may comprise hundreds, thousands, millions, hundreds of
15 millions, etc., of the memory cells. The term “substantially identical” means identical to within reasonable tolerances of fabrication and measurement. The illustrated wordlines 14 may be representative of a large number of substantially identical wordlines within the memory array.

The wordlines 14 comprise conductive material 16. The
20 conductive material 16 may comprise any suitable electrically conductive composition(s); such as, for example, one or more of various metals (e.g., titanium, tungsten, cobalt, nickel, platinum, ruthenium, etc.), metal-containing compositions (e.g., metal silicide,
25 metal nitride, metal carbide, etc.), and/or conductively-doped semiconductor materials (e.g., conductively-doped silicon, conductively-doped germanium, etc.). In some embodiments, the conductive material 16 may comprise one or more metals and/or metal-containing compositions; and may, for example, comprise tungsten
30 over tantalum nitride.

Each of the memory cells 12 comprises a bottom electrode 18, a top electrode 20, and a programmable material 22 between the top and bottom electrodes. The electrodes 18 and 20 comprise conductive electrode materials 24 and 26, respectively. The electrode materials 24

and 26 may comprise any suitable electrically conductive composition(s); such as, for example, one or more of various metals (e.g., titanium, tungsten, cobalt, nickel, platinum, ruthenium, etc.), metal-containing compositions (e.g., metal silicide, metal nitride, metal carbide, etc.), and/or conductively-doped semiconductor materials (e.g., conductively-doped silicon, conductively-doped germanium, etc.). The electrode materials 24 and 26 may be the same composition as one another, or may be of different compositions relative to one another. In some example embodiments, the electrode materials 24 and 26 may comprise, consist essentially of, or consist of one or more of TiSiN (titanium silicon nitride), TiAlN (titanium aluminum nitride), TiN (titanium nitride), WN (tungsten nitride), Ti (titanium), C (carbon) and W (tungsten); where the formulas indicate the components within the listed substances, rather than designating specific stoichiometries of such components.

The bottom electrodes 18 are electrically coupled with the wordlines 14, and in the shown embodiment are directly against the wordlines.

The programmable material 22 may comprise any suitable composition(s). In some embodiments, the programmable material 22 may be an ovonic memory material, and specifically may be a chalcogenide. For instance, the programmable material 22 may comprise one or more of germanium (Ge), antimony (Sb), tellurium (Te) and indium (In). In specific embodiments, the programmable material 22 may, for example, comprise, consist essentially of, or consist of GeSbTe or InGeTe, where the formulas indicate the components within the listed substances, rather than designating specific stoichiometries of such components. In some embodiments, the memory cells may comprise programmable material configured to be utilized in self-selecting devices; for example, a chalcogenide material may act both as a storage element and as a select device. The chalcogenide may be utilized alone in the self-selecting device, or may be utilized in combination with another composition. Example self-selecting PCM devices (with PCM devices being devices comprising phase change

material) are described in U.S. patent numbers 8,847,186 (Redaelli et al.) and 10,134,470 (Tortorelli et al.), listing Micron Technology, Inc. as the assignee.

5 The memory cells 12 are example memory cells which may be utilized in a memory array. In other embodiments, the memory cells may have other configurations. For instance, FIG. 1B shows a memory cell 12a having another example configuration. The memory cell includes the electrodes 18 and 20, and further includes a third electrode 28. In some embodiments, the electrodes 28, 18 and 20 may be referred to as a bottom electrode, a middle electrode, and a top electrode, respectively. The electrode 28 comprises electrode material 30. Such electrode material may comprise any of the compositions described above relative to the electrode materials 24 and 26; and may be the same composition as one or both of the electrode materials 24 and 26, 10 or may be compositionally different than at least one of the electrode materials 24 and 26.

The ovonic material 22 may be referred to as a first ovonic material between the upper electrode 20 and the middle electrode 18. A second ovonic material 32 is between the lower electrode 28 and the middle electrode 18. The second ovonic material 32 may be incorporated into an ovonic threshold switch (OTS) of a select device 34. The memory cell 12a may thus comprise the programmable material 22 in combination with the select device 34, rather than being in a self-selecting configuration.

25 The ovonic material 32 may comprise any suitable composition(s), and in some embodiments may comprise one or more of the compositions described above as being suitable for the programmable material 22.

Referring again to FIG. 1, the wordlines 14 may be considered to extend in and out of the page relative to the cross-sectional view. Insulative material 40 is between the wordlines, and spaces the wordlines from one another. The insulative material 40 also isolates neighboring memory cells 12 from one another. The insulative material 40 may comprise any suitable composition(s); and in some

embodiments may comprise, consist essentially of, or consist of silicon dioxide.

The cross-sectional view of FIG. 1 shows the memory cells 12 arranged to form a first set 36 and a second set 38. A coupling region 42 is between the first and second sets (36, 38) of the memory cells.

An insulative material 44 extends across the coupling region 42. The insulative material 44 may comprise any suitable composition(s); and in some embodiments may comprise, consist essentially of, consist of silicon dioxide. The insulative material 44 may be referred to as an intervening insulative material in some of the applications described herein.

The conductive interconnect 46 is within the coupling region 42. The conductive interconnect comprises conductive material 48. The conductive material 48 may comprise any suitable electrically conductive composition(s); such as, for example, one or more of various metals (e.g., titanium, tungsten, cobalt, nickel, platinum, ruthenium, etc.), metal-containing compositions (e.g., metal silicide, metal nitride, metal carbide, etc.), and/or conductively-doped semiconductor materials (e.g., conductively-doped silicon, conductively-doped germanium, etc.). The conductive interconnect 46 may extend entirely through a tier (i.e., deck, level, etc.) comprising the memory array 11. The conductive interconnect 46 may comprise multiple compositions, and may comprise different compositions at various locations throughout the tier. The illustrated portion of the conductive interconnect 46 may comprise, consist essentially of, or consist of tungsten in some example embodiments.

The memory cells 12 have upper surfaces 15 along the upper electrodes 20, and the interconnect 46 has an upper surface 47. The illustrated upper surfaces 15 are planar. In other embodiments, the upper surfaces 15 may have other suitable configurations. The illustrated upper surface 47 is dome-shaped. In other embodiments, the upper surface 47 may be planar, or may have any other suitable shape.

The bitline (digit line, sense line) 50 extends across the first and second sets (36, 38) of the memory cells 12, and across the conductive

interconnect 46; and is electrically coupled with the memory cells 12 and the conductive interconnect 46. The bitline comprises a first region 52 and a second region 54, with such regions being compositionally different than one another. The composition of the first region 52 may
5 be referred to as a first composition, and the composition of the second region 54 may be referred to as a second composition.

In the illustrated embodiment, the first region 52 comprises two materials 56 and 58, and the second region 54 only comprises the material 58. In other embodiments, the regions 52 and 54 may comprise
10 different numbers of materials than are shown in the example embodiment of FIG. 1. The illustrated materials 56 and 58 may be referred to as first and second materials, respectively. In some embodiments, the materials 56 and 58 may be considered to correspond to first and second layers, respectively; or to a lower layer
15 and an upper layer, respectively.

The first material 56 directly contacts the upper surfaces 15 of the memory cells. The first material 56 does not extend to over the upper surface 47 of the conductive interconnect 46, and instead the second material 58 directly contacts the upper surface 47.

20 The conductive interconnect 46 has sidewall surfaces 49; and in the illustrated embodiment the first material 56 directly contacts such sidewall surfaces. In other embodiments, it may be only the conductive material 58 which directly contacts any surfaces of the conductive interconnect 46.

25 In some embodiments, the material 56 may have higher resistivity (i.e., lower conductivity) than the material 58. The combined materials 56 and 58 may be suitable for utilization as a bitline electrically coupled with the memory cells 12, but it may be desired for the electrical connection to the conductive interconnect 46 to only utilize the low-
30 resistivity (high-conductivity) material 58; with the terms “low-resistivity” and “high-conductivity” meaning that the material 58 has lower resistivity (lower resistance) and corresponding higher conductivity (higher conductance) than the material 56, rather than meaning low-resistivity or high-conductivity in an absolute sense. The

direct coupling of the interconnect 48 to the low-resistivity material 58 may enable enhanced transfer of signals from the bitline 50 to the conductive interconnect 48, which may improve speed and reliability relative to configurations in which the interconnect 46 couples to higher-resistivity material.

The conductive materials 56 and 58 may comprise any suitable composition(s); such as, for example, one or more of various metals (e.g., titanium, tungsten, cobalt, nickel, platinum, ruthenium, etc.), metal-containing compositions (e.g., metal silicide, metal nitride, metal carbide, etc.), and/or conductively-doped semiconductor materials (e.g., conductively-doped silicon, conductively-doped germanium, etc.). In some embodiments, the first conductive material 56 comprises, consists essentially of, or consists of one or more of C (carbon), WSiN (tungsten silicon nitride), WN (tungsten nitride) and TiN (titanium nitride), where the formulas indicate components rather than indicating specific stoichiometries; and the second conductive material 58 comprises, consists essentially of, or consists of one or more of Ta (tantalum), Pt (platinum), Cu (copper), W (tungsten) and Pd (palladium).

In some embodiments, the first region 52 of the bitline 50 may be considered to comprise two or more materials (e.g., the materials 56 and 58), and the second region 54 of the bitline may be considered to include a subset of the materials of the first region (e.g., comprises only the material 58 in the illustrated embodiment).

In some embodiments, the first material 56 may comprise a first metal (e.g., tungsten or titanium) in combination with one or more nonmetallic elements (e.g., one or more of silicon, nitrogen, carbon, etc.); and the second material 58 may consist of a second metal (e.g., one or more of Ta, Pt, Cu, W and Pd). The second metal of the material 58 may be the same as the first metal of the material 56, or may be different than the first metal of the material 56. In some specific applications, the first material 56 may consist of WSiN (where the chemical formula indicates constituents rather than a specific stoichiometry), and the second material 58 may consist of W.

FIG. 1A shows a top view of the assembly 10. The view of FIG. 1A is not to scale relative to the view of FIG. 1, and utilizes a different diagrammatic representation of the assembly 10 than is utilized in FIG. 1. Regardless, the cross-section of FIG. 1 may be understood to be
5 generally along the line 1-1 of FIG. 1A.

The coupling region 42 comprises a plurality of the conductive interconnects 46. The conductive interconnects are arranged along a row, with such row extending along a direction which would be in and out of the page relative to the plane of the cross-section of FIG. 1. The
10 conductive interconnects may be circular-shaped in top-down view (as shown), or may have any other suitable shapes, including, for example, square shapes, rectangular shapes, elliptical shapes, etc.

It is to be understood that even though the cross-section of FIG. 1 only comprises one of the conductive interconnects 46 within the
15 illustrated portion of the coupling region 42, in other embodiments there may be multiple conductive interconnects formed along the cross-section of FIG. 1. Accordingly, even though FIG. 1A shows a single row of the interconnects 46 within the coupling region 42, in other
20 embodiments there may be multiple rows of such interconnects arranged in a matrix or other suitable configuration. Also, it is to be understood that the illustrated interconnects 46 of FIG. 1A may be representative of a large number of substantially identical interconnects
25 formed within the coupling region 42. For instance, in some embodiments there may be hundreds, thousands, millions, hundreds of thousands, etc., of the conductive interconnects 46 formed within the coupling region 42.

FIG. 1A shows that a plurality of the bitlines 50 extend across the memory array 11 and the coupling region 42. Each of the bitlines extends across one of the illustrated conductive interconnects 46. The
30 conductive interconnects 46 are shown in dashed-line view in FIG. 1A to indicate that they are under the bitlines 50. The illustrated bitlines 50 may be representative of a large number of substantially identical bitlines associated with the memory array 11. For instance, in some

embodiments there may be hundreds, thousands, millions, hundreds of thousands, etc., of the bitlines 50 associated with the memory array.

The description of FIG. 1 indicates that the wordlines 14 are under the memory cells 12, and that the bitlines 56 are over the memory cells. In other applications, the relative orientation of the wordlines and bitlines may be reversed so that the bitlines are under the memory cells and the wordlines are over the memory cells. The terms “access/sense line,” “bitline/wordline,” “wordline/bitline” and “sense/access line” may be utilized herein to generically refer to bitlines and wordlines in contexts in which an indicated structure may be either a wordline or a bitline.

The conductive interconnects 46 of FIGS. 1 and 1A may be utilized to enable circuitry from one tier to be electrically coupled with circuitry of another tier within a multitier stack. For instance, FIG. 2 shows a multitier stack 60 having two tiers 62 and 64 in a vertical stack. The vertically-stacked arrangement of FIG. 2 may extend upwardly to include additional tiers. The tiers 62 and 64 may be considered to be examples of levels that are stacked one atop the other. The levels may be within different semiconductor dies (wafers), or may be within the same semiconductor die. The bottom tier 62 may include control circuitry and/or sensing circuitry (e.g., may include wordline drivers, sense amplifiers, etc.; and may include CMOS circuitry, as shown). The upper tier 64 may include a memory array, such as, for example, the memory array 11 of FIGS. 1 and 1A; and may be referred to as a memory tier.

The conductive interconnect 46 of FIG. 1 is illustrated as enabling electrical coupling of circuitry associated with the tier 64 to circuitry associated with the tier 62, with such electrical coupling being diagrammatically shown utilizing a dashed arrow 61. In an example embodiment, a sense/access line 50 associated with the memory array 11 is electrically coupled with circuitry of the tier 62 through the conductive interconnect 46. For instance, a bitline associated with the memory array within the tier 64 may be coupled with a sense amplifier within the tier 62 through the connection 61. As another example, a

wordline associated with memory array within the tier 64 may be coupled with a wordline driver within the tier 62 through the connection 61.

5 The memory array 11 of FIGS. 1 and 1A comprises a first series of sense/access lines 14 extending along a first direction (in and out of the page relative to the cross-section of FIG. 1), and a second series of sense/access lines 50 extending along a second direction (along a plane of the cross-section of FIG. 1), with the second direction being orthogonal to the first direction. FIG. 3 shows another diagrammatic top view of the assembly 10 of FIGS. 1 and 1A; and shows the wordlines 14 arranged as a first series of sense/access lines under the memory cells 12, and the bitlines 50 arranged as a second series of sense/access lines over the memory cells 12. The memory cells 12 are not visible in FIG. 3, but are to be understood as being at cross-points 10 15 where the sense/access lines 50 cross the sense/access lines 14 (with a dashed arrow diagrammatically illustrating an example cross-point location of a memory cell 12).

The memory array 11 of FIGS. 1 and 1A may have any suitable configuration. FIG. 4 schematically illustrates an example configuration 20 of the memory array 11. Such configuration includes the memory cells 12 at cross-points where wordlines (WL1-WL4) pass the bitlines (BL1-BL6). Each of the memory cells is uniquely addressed through a combination of one of the wordlines and one of the bitlines.

The configuration of FIGS. 1 and 1A may be formed with any 25 suitable processing. Example processing is described with reference to FIGS. 5-9.

Referring to FIG. 5, a capping material 66 is over the first and second sets (36, 38) of the memory cells 12. The capping material 66 may comprise any suitable composition(s); and in some embodiments 30 may comprise, consist essentially of, or consist of silicon nitride. The insulative material 44 is provided over the capping material 66 and across the coupling region 42. In some embodiments, the insulative material 44 may be considered to extend across an intervening region between the sets 36, 38 of memory cells 12; with such intervening

region corresponding to the coupling region 42. The memory cells 12 of FIG. 5 may be replaced with other memory cells (e.g., memory cells having the configuration of the memory cell 12a of FIG. 1A) in other embodiments.

5 Referring to FIG. 6, the assembly 10 is shown after formation of the conductive interconnect 46 within the coupling region 42; and after one or more polishing processes have been utilized to expose the upper surfaces 15 of the memory cells 12, and the upper surface 47 of the conductive interconnect 46.

10 The conductive interconnect 46 may be formed with any suitable processing. For instance, in some example embodiments a via may be formed to extend through the materials within the coupling region 42, and then suitable conductive material(s) may be provided within the via to form the conductive interconnect 46.

15 The upper surface 47 of the conductive interconnect 46 projects above an upper surface 45 of the polished material 44. Such may be a natural consequence of polishing (e.g., chemical-mechanical polishing, CMP) due to the relative hardness of the conductive material 48 as compared to the silicon dioxide 44. The upper surface 47 of the conductive interconnect 48 is above the upper surface 45 of the
20 insulative material 44 by a height H. Such height may be at least about 10Å, at least about 20Å, at least about 50Å, etc.

FIG. 6A shows a top view of the assembly 10 at the processing stage of FIG. 6 utilizing a diagrammatic illustration analogous to that of
25 FIG. 1A. The view of FIG. 6A shows that the conductive interconnect 46 of FIG. 6 may be one of many substantially identical conductive interconnects, with others of the conductive interconnect being formed out of the plane of the cross-section of FIG. 6.

30 Referring to FIG. 7, the conductive material 56 is formed along an upper surface of the assembly 10. The conductive material 56 extends across the memory cells 12, and across the conductive interconnect 46; and directly contacts the upper surfaces 15 of the memory cells 12, and the upper surface 47 of the conductive interconnect 46.

Referring to FIG. 8, the conductive material 56 is removed from over the upper surface 47 of the conductive interconnect 46, while leaving portions of the conductive material 56 remaining over the memory cells 12 of the first and second sets 36 and 38. The conductive material 56 may be removed from over the surface 47 with any suitable processing; and in some embodiments is removed with a polishing process (e.g., CMP).

Referring to FIG. 9, the conductive material 58 is formed over the conductive material 56, and the conductive materials 56 and 58 are together patterned into a bitline 50. The assembly 10 of FIG. 9 comprises the configuration described above with reference to FIG. 1. FIG. 9A shows a top view of the assembly 10 at the processing stage of FIG. 9 utilizing a diagrammatic illustration analogous to that of FIG. 1A. The view of FIG. 9A shows that the bitline 50 is one of many substantially identical bitlines which may be fabricated utilizing the processing of FIGS 5-9.

The assemblies and structures discussed above may be utilized within integrated circuits (with the term “integrated circuit” meaning an electronic circuit supported by a semiconductor substrate); and may be incorporated into electronic systems. Such electronic systems may be used in, for example, memory modules, device drivers, power modules, communication modems, processor modules, and application-specific modules, and may include multilayer, multichip modules. The electronic systems may be any of a broad range of systems, such as, for example, cameras, wireless devices, displays, chip sets, set top boxes, games, lighting, vehicles, clocks, televisions, cell phones, personal computers, automobiles, industrial control systems, aircraft, etc.

Unless specified otherwise, the various materials, substances, compositions, etc. described herein may be formed with any suitable methodologies, either now known or yet to be developed, including, for example, atomic layer deposition (ALD), chemical vapor deposition (CVD), physical vapor deposition (PVD), etc.

The terms “dielectric” and “insulative” may be utilized to describe materials having insulative electrical properties. The terms are

considered synonymous in this disclosure. The utilization of the term “dielectric” in some instances, and the term “insulative” (or “electrically insulative”) in other instances, may be to provide language variation within this disclosure to simplify antecedent basis within the claims that follow, and is not utilized to indicate any significant chemical or electrical differences.

The terms “electrically connected” and “electrically coupled” may both be utilized in this disclosure. The terms are considered synonymous. The utilization of one term in some instances and the other in other instances may be to provide language variation within this disclosure to simplify antecedent basis within the claims that follow.

The particular orientation of the various embodiments in the drawings is for illustrative purposes only, and the embodiments may be rotated relative to the shown orientations in some applications. The descriptions provided herein, and the claims that follow, pertain to any structures that have the described relationships between various features, regardless of whether the structures are in the particular orientation of the drawings, or are rotated relative to such orientation.

The cross-sectional views of the accompanying illustrations only show features within the planes of the cross-sections, and do not show materials behind the planes of the cross-sections, unless indicated otherwise, in order to simplify the drawings.

When a structure is referred to above as being “on”, “adjacent” or “against” another structure, it can be directly on the other structure or intervening structures may also be present. In contrast, when a structure is referred to as being “directly on”, “directly adjacent” or “directly against” another structure, there are no intervening structures present. The terms “directly under”, “directly over”, etc., do not indicate direct physical contact (unless expressly stated otherwise), but instead indicate upright alignment.

Structures (e.g., layers, materials, etc.) may be referred to as “extending vertically” to indicate that the structures generally extend upwardly from an underlying base (e.g., substrate). The vertically-

extending structures may extend substantially orthogonally relative to an upper surface of the base, or not.

Some embodiments include an arrangement having a first tier which includes a first set of memory cells on one side of a coupling region, and a second set of memory cells on an opposing side of the coupling region. A first series of sense/access lines are under the memory cells of the first and second sets, and are electrically connected with the memory cells of the first and second sets. A conductive interconnect is within the coupling region of the memory tier. A sense/access line of a second series extends across the memory cells of the first and second sets, and across the conductive interconnect. The sense/access line of the second series has a first region of a first composition, and has a second region of a second composition. The first region is over the memory cells of the first and second series, and is electrically connected with the memory cells of the first and second series. The second region is over the conductive interconnect and is electrically coupled with the conductive interconnect. A second tier is vertically offset from the first tier. The second tier includes circuitry which is coupled with the conductive interconnect.

Some embodiments include an arrangement having a memory tier which includes a first set of memory cells on one side of a coupling region, and a second set of memory cells on an opposing side of the coupling region. A first series of sense/access lines are under the memory cells of the first and second sets, and are electrically connected with the memory cells of the first and second sets. A conductive interconnect is within the coupling region of the memory tier. A sense/access line of a second series extends across the memory cells of the first and second sets, and across the conductive interconnect. The sense/access line of the second series has a first region having a second conductive material over a first conductive material, and has a second region having only the second conductive material. The first region is over the memory cells of the first and second series and is electrically connected with the memory cells of the

first and second series. The second region is over the conductive interconnect and is electrically coupled with the conductive interconnect. An additional tier is under the memory tier. The additional tier includes CMOS circuitry which is coupled with the conductive
5 interconnect.

Some embodiments include a method of forming an arrangement. An assembly is formed to comprise, along a cross-section, a first set of memory cells on one side of a coupling region, and a second set of memory cells on an opposing side of the coupling region. An intervening
10 insulative material is within the coupling region. The memory cells of the first and second sets are over a first series of sense/access lines. A conductive interconnect is formed within the coupling region and extends through the intervening insulative material. A first conductive material is formed to extend across the memory cells of the first and
15 second sets, and across the conductive interconnect. The first conductive material directly contacts upper surfaces of the memory cells and an upper surface of the conductive interconnect. The first conductive material is removed from over the upper surface of the conductive interconnect, while remaining portions of the first conductive
20 material are left over the memory cells of the first and second sets. A second conductive material is formed over the remaining portions of the first conductive material and over the upper surface of the conductive interconnect. The first and second conductive materials are patterned into a sense/access line of a second series.

25 In compliance with the statute, the subject matter disclosed herein has been described in language more or less specific as to structural and methodical features. It is to be understood, however, that the claims are not limited to the specific features shown and described, since the means herein disclosed comprise example embodiments. The
30 claims are thus to be afforded full scope as literally worded, and to be appropriately interpreted in accordance with the doctrine of equivalents.

CLAIMS

I/we claim,

1. An arrangement, comprising:

a first tier including a first set of memory cells on one side of a coupling region, and a second set of memory cells on an opposing side of the coupling region;

a first series of sense/access lines under the memory cells of the first and second sets, and electrically connected with the memory cells of the first and second sets;

a conductive interconnect within the coupling region of the memory tier;

a sense/access line of a second series extending across the memory cells of the first and second sets, and across the conductive interconnect; the sense/access line of the second series having a first region comprising a first composition, and having a second region comprising a second composition which is different than the first composition; the first region being over the memory cells of the first and second series and being electrically connected with the memory cells of the first and second series; the second region being over the conductive interconnect and being electrically coupled with the conductive interconnect; and

a second tier vertically offset from the first tier; the second tier comprising circuitry which is coupled with the conductive interconnect.

2. The arrangement of claim 1 wherein the circuitry of the second tier is CMOS circuitry.

3. The arrangement of claim 1 wherein the first composition includes two or more materials, and wherein the second composition includes a subset of the materials of the first composition.

4. The arrangement of claim 3 wherein the second composition has higher conductivity than the first composition.

5. The arrangement of claim 4 wherein the first composition includes an upper layer over a lower layer, with the upper layer comprising one or more of Ta, Pt, Cu, W and Pd; and wherein the second composition comprises only the upper layer.

6. The arrangement of claim 4 wherein the first composition includes one or more of Ta, Pt, Cu, W and Pd over one or more of carbon, WSiN, WN and TiN; and wherein the second composition includes only the one or more of Ta, Pt, Cu, W and Pd.

7. An arrangement, comprising:

a memory tier including a first set of memory cells on one side of a coupling region, and a second set of memory cells on an opposing side of the coupling region;

a first series of sense/access lines under the memory cells of the first and second sets, and electrically connected with the memory cells of the first and second sets;

a conductive interconnect within the coupling region of the memory tier;

a sense/access line of a second series extending across the memory cells of the first and second sets, and across the conductive interconnect; the sense/access line of the second series having a first region comprising a second conductive material over a first conductive material, and having a second region comprising only the second conductive material; the first region being over the memory cells of the first and second series and being electrically connected with the memory cells of the first and second series; the second region being over the conductive interconnect and being electrically coupled with the conductive interconnect; and

an additional tier under the memory tier; the additional tier comprising CMOS circuitry which is coupled with the conductive interconnect.

8. The arrangement of claim 7 wherein the first conductive

material has a higher resistance than the second conductive material.

9. The arrangement of claim 7 wherein the first conductive material comprises one or more of carbon, WSiN, WN and TiN, where the chemical formulas indicate constituents rather than specific stoichiometries; and wherein the second conductive material comprises one or more of Ta, Pt, Cu, W and Pd.

10. The arrangement of claim 7 wherein the first and second conductive materials comprise metal.

11. The arrangement of claim 7 wherein the first conductive material comprises a first metal in combination with one or more non-metallic elements, and wherein the second conductive material consists of a second metal.

12. The arrangement of claim 11 wherein the first and second metals are the same.

13. The arrangement of claim 12 wherein the first conductive material consists of WSiN, where the chemical formula indicates constituents rather than a specific stoichiometry; and wherein the second conductive material consists of W.

14. The arrangement of claim 11 wherein the first and second metals are different.

15. The arrangement of claim 7 wherein the second conductive material directly contacts sidewalls of the conductive interconnect, but does not extend over a top of the conductive interconnect.

16. The arrangement of claim 7 wherein the conductive interconnect is one of many substantially identical conductive interconnects, and wherein the sense/access line of the second series is one of many sense/access lines of the second series.

17. The arrangement of claim 16 wherein the sense/access lines of the first series are wordlines, and wherein the sense/access lines of the second series are bitlines.

18. The arrangement of claim 7 wherein the memory cells of the first and second sets include programmable material comprising one or more of germanium, antimony, tellurium and indium.

19. The arrangement of claim 7 wherein the memory cells of the first and second sets are self-selecting memory cells comprising one or more of germanium, antimony, tellurium and indium.

20. The arrangement of claim 7 wherein the memory cells of the first and second sets are self-selecting memory cells comprising chalcogenide.

21. The arrangement of claim 7 wherein each of the memory cells of the first and second sets includes a programmable material and a select device.

22. A method of forming an arrangement, comprising:

forming an assembly comprising, along a cross-section, a first set of memory cells on one side of a coupling region, and a second set of memory cells on an opposing side of the coupling region; an intervening insulative material being within the coupling region; the memory cells of the first and second sets being over a first series of sense/access lines;

forming a conductive interconnect within the coupling region and extending through the intervening insulative material;

forming a first conductive material to extend across the memory cells of the first and second sets, and across the conductive interconnect; the first conductive material directly contacting upper surfaces of the memory cells and an upper surface of the conductive interconnect;

removing the first conductive material from over the upper

surface of the conductive interconnect, while leaving remaining portions of the first conductive material over the memory cells of the first and second sets; and

forming a second conductive material over the remaining portions of the first conductive material and over the upper surface of the conductive interconnect, and patterning the first and second conductive materials into a sense/access line of a second series.

23. The method of claim 22 wherein the removing of the first conductive material utilizes a polishing process.

24. The method of claim 22 wherein:
the cross-section is along a plane; and
the conductive interconnect is one of many substantially identical conductive interconnects, with others of the conductive interconnects being formed out of the plane of the cross-section.

25. The method of claim 24 wherein the sense/access line of the second series is one of many sense/access lines of the second series, with others of the sense/access lines of the second series being formed out of the plane of the cross-section.

26. The method of claim 25 wherein the sense/access lines of the first series are wordlines, and wherein the sense/access lines of the second series are bitlines.

27. The method of claim 22 wherein the memory cells of the first and second sets are self-selecting memory cells comprising chalcogenide.

28. The method of claim 27 wherein the memory cells of the first and second sets include upper and lower electrodes, and wherein the chalcogenide is between the upper electrodes and the lower electrodes.

29. The method of claim 22 wherein each of the memory cells of the first and second sets includes a programmable material and a select device.

30. The method of claim 29 wherein the memory cells of the first and second sets include upper electrodes, lower electrodes and middle electrodes between the upper and lower electrodes; a first ovonic material being between the upper electrodes and the middle electrodes, and a second ovonic material being between the middle electrodes and the lower electrodes; one of the first and second ovonic materials being the programmable material of the memory cells, and the other of the first and second ovonic materials being incorporated into ovonic threshold switches of the select devices.

31. The method of claim 22 wherein the memory cells of first and second sets are within one tier of a multitier configuration; and wherein the conductive interconnect is coupled with circuitry in another tier of the multitier configuration, with said other tier being vertically offset from said one tier.

32. The method of claim 31 wherein said other tier is below said one tier, and wherein the circuitry in said other tier includes CMOS circuitry.

33. The method of claim 22 wherein the first conductive material has a higher resistance than the second conductive material.

34. The method of claim 22 wherein the first conductive material comprises one or more of carbon, WSiN, WN and TiN, where the chemical formulas indicate constituents rather than specific stoichiometries; and wherein the second conductive material comprises one or more of Ta, Pt, Cu, W and Pd.

35. The method of claim 22 wherein the first and second conductive materials comprise metal.

36. The method of claim 22 wherein the first conductive material comprises a first metal in combination with one or more non-metallic elements, and wherein the second conductive material consists of a second metal.

37. The method of claim 36 wherein the first and second metals are the same.

38. The method of claim 37 wherein the first conductive material consists of $WSiN$, where the chemical formula indicates constituents rather than a specific stoichiometry; and wherein the second conductive material consists of W.

39. The method of claim 36 wherein the first and second metals are different.




FIG. 1




FIG. 1A




FIG. 1B




FIG. 2




FIG. 3




FIG. 4




FIG. 5




FIG. 6




FIG. 6A




FIG. 7




FIG. 8




FIG. 9




FIG. 9A

A. CLASSIFICATION OF SUBJECT MATTER**H01L 27/24(2006.01)i, H01L 45/00(2006.01)i**

According to International Patent Classification (IPC) or to both national classification and IPC

B. FIELDS SEARCHEDMinimum documentation searched (classification system followed by classification symbols)
H01L 27/24; G11C 13/00; H01L 21/02; H01L 27/10; H01L 45/00Documentation searched other than minimum documentation to the extent that such documents are included in the fields searched
Korean utility models and applications for utility models
Japanese utility models and applications for utility modelsElectronic data base consulted during the international search (name of data base and, where practicable, search terms used)
eKOMPASS(KIPO internal) & Keywords: memory, interconnect, line, composition**C. DOCUMENTS CONSIDERED TO BE RELEVANT**

Category*	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
Y	JP 2011-211039 A (TOSHIBA CORP.) 20 October 2011 paragraphs [0012]-[0038] and figures 1-12	1-2
A		3-39
Y	US 2016-0247565 A1 (HEWLETT PACKARD ENTERPRISE DEVELOPMENT LP) 25 August 2016 paragraph [0025] and figure 1	1-2
A	JP 2008-091601 A (MATSUSHITA ELECTRIC IND. CO., LTD.) 17 April 2008 paragraphs [0055]-[0068] and figures 1-2	1-39
A	US 2015-0194603 A1 (SAMSUNG ELECTRONICS CO., LTD.) 09 July 2015 paragraphs [0033]-[0078] and figures 1A-3C	1-39
A	US 2010-0264393 A1 (TAKUMI MIKAWA et al.) 21 October 2010 paragraphs [0102]-[0130] and figures 1-2	1-39

 Further documents are listed in the continuation of Box C. See patent family annex.

* Special categories of cited documents:

"A" document defining the general state of the art which is not considered to be of particular relevance

"D" document cited by the applicant in the international application

"E" earlier application or patent but published on or after the international filing date

"L" document which may throw doubts on priority claim(s) or which is cited to establish the publication date of another citation or other special reason (as specified)

"O" document referring to an oral disclosure, use, exhibition or other means

"P" document published prior to the international filing date but later than the priority date claimed

"T" later document published after the international filing date or priority date and not in conflict with the application but cited to understand the principle or theory underlying the invention

"X" document of particular relevance; the claimed invention cannot be considered novel or cannot be considered to involve an inventive step when the document is taken alone

"Y" document of particular relevance; the claimed invention cannot be considered to involve an inventive step when the document is combined with one or more other such documents, such combination being obvious to a person skilled in the art

"&" document member of the same patent family

Date of the actual completion of the international search

14 July 2020 (14.07.2020)

Date of mailing of the international search report

14 July 2020 (14.07.2020)

Name and mailing address of the ISA/KR

International Application Division

Korean Intellectual Property Office

189 Cheongsa-ro, Seo-gu, Daejeon, 35208, Republic of Korea

Facsimile No. +82-42-481-8578

Authorized officer

KANG MIN JEONG

Telephone No. +82-42-481-8131



INTERNATIONAL SEARCH REPORT

Information on patent family members

International application No.

PCT/US2020/027390

Patent document cited in search report	Publication date	Patent family member(s)	Publication date
JP 2011-211039 A	20/10/2011	None	
US 2016-0247565 A1	25/08/2016	US 9792980 B2 WO 2015-065443 A1	17/10/2017 07/05/2015
JP 2008-091601 A	17/04/2008	None	
US 2015-0194603 A1	09/07/2015	KR 10-2015-0081165 A US 9172039 B2	13/07/2015 27/10/2015
US 2010-0264393 A1	21/10/2010	CN 101897024 A CN 101897024 B JP 4598147 B2 US 8198618 B2 WO 2009-075073 A1	24/11/2010 04/07/2012 15/12/2010 12/06/2012 18/06/2009