(19)	Europäisches Patentamt European Patent Office Office européen des brevets		(11) EP 3 971 724 A1
(12)	EUROPEAN PATE published in accordance	NT A	APPLICATION Art. 153(4) EPC
(43)	Date of publication: 23.03.2022 Bulletin 2022/12	(51)	International Patent Classification (IPC): <i>G06F 13/28</i> ^(2006.01) <i>G06F 13/38</i> ^(2006.01)
(21)	Application number: 20809808.7	(52)	Cooperative Patent Classification (CPC): G06F 13/28; G06F 13/38
(22)	Date of filing: 03.03.2020	(86)	International application number: PCT/JP2020/008813
		(87)	International publication number: WO 2020/235174 (26.11.2020 Gazette 2020/48)
(84)	Designated Contracting States: AL AT BE BG CH CY CZ DE DK EE ES FI FR GB GR HR HU IE IS IT LI LT LU LV MC MK MT NL NO PL PT RO RS SE SI SK SM TR Designated Extension States: BA ME Designated Validation States: KH MA MD TN	(71) (72) (74)	Applicant: OMRON Corporation Shiokoji-dori, Shimogyo-Ku Kyoto-shi Kyoto 600-8530 (JP) Inventor: NAKATANI, Yoshihiro Kyoto-shi, Kyoto 600-8530 (JP) Representative: Carstens, Dirk Wilhelm
(30)	Priority: 17.05.2019 JP 2019094031	(77)	Wagner & Geyer Partnerschaft mbB Patent- und Rechtsanwälte Gewürzmühlstraße 5 80538 München (DE)

(54) TRANSFER DEVICE, INFORMATION PROCESSING DEVICE, AND DATA TRANSFER METHOD

(57) The present invention enables data to be transferred by socket communication in a high level layer such as an application while connecting between units by PCIe. A transfer device (230) for communicating with a first processing device (110 or 210) and a second processing device (210 or 110) by PCIe. The transfer device (230) is provided with a direct memory access controller (DMAC) (233) for controlling a data transfer from a first memory (120 or 220) of the first processing device to a second memory (220 or 120) of the second processing device, a first transmission descriptor controller (235 or 237) for acquiring, from the first processing device, information relating to a first memory address in the first memory at which the data to be transferred is stored; and a first reception descriptor controller (234 or 236) for acquiring, from the second processing device, information relating to a second memory address in the second memory at which the data to be transferred should be stored.



Printed by Jouve, 75001 PARIS (FR)

Description

[Technical Field]

[0001] The present invention relates to a transfer device, an information processing device, and a data transfer method.

[Background Art]

[0002] Patent Literature 1 discloses controller modules 20 which each include a processor 22 and a data transfer controller 30 and are connected to be able to communicate by peripheral component interconnect express (PCIe).

[Citation List]

[Patent Literature]

[Patent Literature 1]

[0003] Japanese Patent Application Laid-Open No. 2014-106940 (disclosed on June 9 2014)

[Summary of Invention]

[Technical Problem]

[0004] In communication with PCIe, transfer paths are in series. Therefore, it is possible to realize high-speed communication between devices. Therefore, for example, instead of a new function mounted in a main unit controlling an industrial machine, it is conceivable that another unit (hereinafter referred to as an extension unit) having the new function be mounted and connection between the main unit and the extension unit be realized by PCIe. With such a configuration, it is possible to avoid a risk of there being an adverse influence on the control performance of the main unit due to installing the new function.

[0005] On the other hand, when an application that realizes the above-described new function is developed on the premise of connection between units by PCIe, processing capability of a prospective main unit is improved. When a traditional function and a new function are compatible in the main unit, there is a problem that it is necessary to redevelop the application.

[0006] Therefore, there is a demand for developing an application that realizes a new function on the premise that data is transferred through socket communication used in Ethernet (registered trademark) in view of versa-tility so that it is not necessary to redevelop an application. [0007] An objective of an aspect of the present invention is to realize a transfer device capable of transferring data in socket communication in an upper layer of an application or the like while connecting units by PCIe.

[Solution to Problem]

[0008] The present invention adopts the following configuration to solve the above-described problem as an example of the present disclosure.

- **[0009]** That is, according to an aspect of the present invention, a transfer device performs communication with a first device and a second device by PCIe. The transfer device includes: a direct memory access controller con-
- figured to control data transfer from a first memory of the first device to a second memory of the second device; a first transmission descriptor controller configured to acquire information regarding a first memory address at which transfer target data is stored in the first memory
- ¹⁵ from the first device; and a first reception descriptor controller configured to acquire information regarding a second memory address at which the transfer target data is to be stored in the second memory from the second device.
- 20 [0010] According to another aspect of the present invention, an information processing device includes the transfer device as described above, the second device, and the second memory. The second device includes an application execution part that processes the transfer tar-
- ²⁵ get data and a device driver that receives an instruction to transfer the transfer target data via a socket API from the application execution part and generates, as the information, a transmission descriptor designating a memory address of the second memory at which the transfer ³⁰ target data is stored.

[0011] According to still another aspect of the present invention, a data transfer method is executed by a transfer device performing communication with a first device which is a transfer source of data and a second device
 ³⁵ which is a transfer destination of the data by PCIe. The data transfer method includes: acquiring, by a transmission descriptor controller of the transfer device, first information regarding a first memory address at which

- transfer target data is stored in a first memory of the first
 device from the first device; acquiring, by a reception
 descriptor controller of the transfer device, second information regarding a second memory address at which the
 transfer target data is to be stored in a second memory
 of the second device from the second device; and trans-
- ⁴⁵ ferring, by a direct memory access controller of the transfer device, data from the first memory to the second memory. The acquiring of the second information may be performed earlier than the acquiring of the first information.
- 50 [Advantageous Effects of Invention]

[0012] According to an aspect of the present invention, it is possible to obtain the advantageous effect that data can be transferred in socket communication in an upper layer of an application or the like while connecting units by PCIe.

[Brief Description of Drawings]

[0013]

Fig. 1 is a diagram schematically exemplifying an example of a functional configuration of a first processing device, a second processing device, and a transfer device according to an embodiment.

Fig. 2 is a flowchart illustrating an example of a processing procedure of downlink transfer.

Fig. 3 is a flowchart illustrating an example of a processing procedure of uplink transfer.

Fig. 4 is a diagram illustrating another exemplary connection between a main unit and an extension unit.

[Description of Embodiments]

[0014] Hereinafter, an embodiment according to an aspect of the present invention (hereinafter referred to as "present embodiments") will be described with reference to the drawings.

[First embodiment]

§1. Application Example

[0015] Fig. 1 is a diagram schematically exemplifying an example of an application scenario of a transfer device 230 according to the present embodiment. The transfer device 230 is provided, for example, to realize data transfer between a first processing device 110 which is a processor of the main unit 100 and a second processing device 210 which is a processor of an extension unit 200 (an information processing device) to which a new function of the main unit 100 is externally attached, in the extension unit 200.

[0016] The transfer device 230 is connected via a bus conforming with a standard of a PCIe so as to perform communication by PCIe with each of the first processing device 110 (a first device or a second device) and the second processing device 210 (the second device or the first device). The transfer device 230 is typically configured by hardware such as a field-programmable gate array (FPGA).

[0017] The main unit 100 controls an industrial device, for example, and is typically a programmable logic controller (PLC). The first processing device 110 which is a processor of the main unit 100 is, for example, a central processing unit (CPU).

[0018] A new function taken by the extension unit 200 is not particularly limited and is assumed to be, for example, a data statistics function, a router function, or a database function. The second processing device 210 which is a processor of the extension unit 200 is typically

configured by hardware such as a micro processing unit (MPU).

[0019] Hereinafter, data transfer from the first processing device 110 of the main unit 100 to the second process-

- ing device 210 of the extension unit 200 is referred to as downlink transfer, and data transfer from the second processing device 210 to the first processing device 110 is referred to as uplink transfer.
- [0020] To realize downlink transfer, the transfer device
 230 includes at least a direct memory access controller (DMAC) 233, a downlink transmission descriptor controller 235, and a downlink reception descriptor controller 234.

[0021] The direct memory access controller (DMAC)
 233 controls data transfer from the main unit memory
 120 of the first processing device 110 (the first device) to the extension unit memory 220 of the second process ing device 210 (the second device).

[0022] The downlink transmission descriptor controller
 235 (a transmission descriptor controller) acquires information regarding first memory addresses (for example, downlink transmission data addresses DS1 to DSn) at which transmission data (transfer target data) is stored in the main unit memory 120, for example, a transmission

²⁵ descriptor, from the first processing device 110. [0023] The downlink reception descriptor controller 234 (a reception descriptor controller) acquires information regarding second memory addresses (for example, downlink reception data addresses DR1 to DRn) at which

30 reception data (transfer target data) is to be stored in the extension unit memory 220, for example, a reception descriptor, from the second processing device 210.

[0024] To realize uplink transfer, the transfer device 230 may further include an uplink transmission descriptor
 ³⁵ controller 237 and an uplink reception descriptor controller 236.

[0025] The uplink transmission descriptor controller 237 (a transmission descriptor controller) acquires information regarding third memory addresses (for example,

- ⁴⁰ uplink transmission data addresses US1 to USm) at which transmission data (transfer target data) is stored in the extension unit memory 220, for example, a transmission descriptor, from the second processing device 210.
- ⁴⁵ [0026] The uplink reception descriptor controller 236 (a reception descriptor controller) acquires information regarding fourth memory addresses (for example, uplink reception data addresses UR1 to URm) at which reception data (transfer target data) is to be stored in the main unit memory 120, for example, a reception descriptor,

⁵⁰ Unit memory 120, for example, a reception descriptor, from the first processing device 110.
 [0027] Thus, it is possible to realize transfer of data in socket communication in an upper layer of an application while connecting units by PCIe. Specifically, an applica ⁵⁵ tion related to a new function is not developed on the premise of connection by PCIe, but an application can be first developed on the premise of data transfer in socket communication. Thus, in the main unit 100, control of

a traditional industrial device and execution of the new function can be compatible in the future. When it is necessary to use socket communication in the application, it is possible to obtain a considerable advantageous effect of it being not necessary to redevelop the application.

§2. Exemplary Configuration

[Hardware Configuration]

[0028] Fig. 1 is a diagram schematically exemplifying an example of a hardware configuration of the main unit 100 and the extension unit 200 according to the present embodiment.

<Main Unit 100>

[0029] In the example of Fig. 1, the main unit 100 includes the first processing device 110 and the main unit memory 120 (a first memory or a second memory). The main unit 100 may further include an input device, an output device, and a nonvolatile storage device such as a read-only memory (ROM).

[0030] The first processing device 110 generally controls the main unit 100. The first processing device 110 is, for example, a CPU and controls a control target machine such as an industrial machine or equipment or controls the extension unit 200 to manages a process related to the added new function as a task.

[0031] The main unit memory 120 is a volatile random access memory (RAM). The main unit memory 120 stores transmission data which is generated by the first processing device 110, reception data which is generated by the second processing device 210 and is to be processed by the first processing device 110, and various programs which are to be executed by the first processing device 110. The main unit memory 120 may be used as a working memory when various programs are executed by the first processing device 110. As the main unit memory 120, a dynamic random access memory (DRAM) or the like can be typically used.

<Extension Unit 200>

[0032] In the example of Fig. 1, the extension unit 200 includes the second processing device 210, the extension unit memory 220 (the second memory or the first memory), and the transfer device 230.

[0033] The second processing device 210 generally controls the extension unit 200. The second processing device 210 is, for example, an MPU and executes a process related to the added new function as a task based on the data generated by the first processing device 110. [0034] The extension unit memory 220 is a volatile storage area (RAM). The extension unit memory 220 stores transmission data which is generated by the second processing device 210, reception data which is generated by the first processing device 210, reception data which is generated by the first processing device 110 and is to be processing device 110 and the p

essed by the second processing device 210, and various programs which are to be executed by the second processing device 210. The extension unit memory 220 may be used as a working memory when various pro-

grams are executed by the second processing device 210. As the extension unit memory 220, a DRAM or the like can be typically used.

[0035] The transfer device 230 performs communication with the first processing device 110 and the second

- ¹⁰ processing device 210 by PCIe and controls downlink transmission between the first processing device 110 and the second processing device 210 and uplink transmission, as necessary. The transfer device 230 is typically, an FPGA, as described above.
- 15

25

30

35

45

[Functional Configuration]

[0036] Fig. 1 is a diagram schematically exemplifying an example of a functional configuration of the first
 ²⁰ processing device 110, the second processing device 210, and the transfer device 230 according to the present embodiment.

<First Processing Device 110>

[0037] The first processing device 110 loads a control program of the main unit 100 stored in a nonvolatile storage device (not illustrated) to the main unit memory 120. The first processing device 110 interprets and executes the control program loaded into the main unit memory 120 to control each constituent element. Thus, as illustrated in Fig. 1, the first processing device 110 according to the embodiment includes a machine control part 111, an interrupt control part 112, a task control part 113, a device driver 114, and a PCIe interface 115.

[0038] The machine control part 111 controls an industrial device connected to the main unit 100. The industrial device is assumed to be, for example, a manufacturing device disposed in a manufacturing process or a sensing
40 device that senses the manufacturing device or a working state. The industrial device is controlled by the machine

control part 111 to realize factory automation (FA). [0039] The machine control part 111 communicates with each industrial device at a fixed period to acquire data processed in a process located downstream from each industrial device. For example, the acquired data may be processed by the extension unit 200.

[0040] The interrupt control part 112 causes the first processing device 110 to generate an interrupt by writing
a value at a specific address via PCIe. A scheme of generating an interrupt by writing the value at the specific address is referred to as a message signal interrupt (MSI) and writing of the value at the specific address for interrupt is referred to as issuing of an MSI. For example, the
interrupt control part 112 causes the first processing device 110 to generate an interrupt by issuing an MSI from the interrupt generation part 238 via PCIe and causes the first processing device 110 to recognize completion

of the transmission of the data.

[0041] The task control part 113 manages a process which is to be processed on data accumulated in an FA system governed by the main unit 100 as a task. The task control part 113 allocates the task to the extension unit 200 in the vicinity of a task executer. Specifically, the task control part 113 controls which data is transferred to which extension unit 200.

[0042] For example, a server-client system in which the main unit 100 is an FTP server and the extension unit 200 is an FTP client in conformity with a file transfer protocol (FTP) may be constructed. In this case, the task control part 113 establishes connection with the task execution part 213 of the extension unit 200 in response to a connection request from the task execution part 213, and transfers data necessary to execute a task to the task execution part 213 or receives data processed by the task execution part 213.

[0043] The device driver 114 enables the first processing device 110 of the main unit 100 to transfer data to the second processing device 210 of the extension unit 200 via the transfer device 230 by writing descriptors on the main unit memory 120. For example, the device driver 114 receives an instruction to transfer data from the task control part 113 via a socket application program interface (API). The device driver 114 writes descriptors necessary to transfer data to the extension unit 200 on the main unit memory 120.

[0044] Of the descriptors written on the main unit memory 120, a transmission descriptor defines a part of an operation performed for the DMA 233 to realize downlink transfer. Thus, the task control part 113 of the first processing device 110 can transmit data to the task execution part 213 of the second processing device 210. A reception descriptor defines a part of an operation performed for the DMAC 233 to realize uplink transfer. Thus, the task control part 113 of the first processing device 110 can receive data transmitted from the task execution part 213 of the second processing device 210.

[0045] More specifically, the descriptors configure a list of DMA commands used for the DMAC 233 to perform a direct memory access (DMA) operation. For example, the list of the DMA commands is configured as a chain of the descriptors. Each descriptor has a pointer to a subsequent descriptor to be processed and the final descriptor has a pointer to the first descriptor of the chain. The DMAC 233 can operate in sequence in accordance with each descriptor to realize a series of data transfer. The transmission descriptor includes, for example, a location at which transfer target data to be transferred to another memory (an address of the memory) is stored, a data length, and a transfer completion flag set up when the transfer is completed without error. The reception descriptor includes, for example, a location at which transfer target data transferred from another memory is stored (an address of the memory) and a transfer completion flag set up when the transfer is completed without accident.

[0046] The PCIe interface 115 is an interface for connecting the first processing device 110 to the transfer device 230 via a PCIe bus by PCIe.

5 <Second Processing Device 210>

[0047] The second processing device 210 loads a control program of the extension unit 200 stored in a nonvolatile storage device (not illustrated) into the extension unit memory 220. The second processing device 210 in-

¹⁰ unit memory 220. The second processing device 210 interprets and executes the control program loaded into the extension unit memory 220 to control each constituent element. Thus, as illustrated in Fig. 1, the second processing device 210 according to the present embod-¹⁵ iment includes an interrupt control part 212, a task exe-

cution part 213 (an application execution part), a device driver 214, and a PCIe interface 215.

[0048] The interrupt control part 212 causes the second processing device 210 to generate an interrupt by
 writing a value at a specific address via PCIe. For example, the interrupt control part 212 causes the second processing device 210 to generate an interrupt by issuing an MSI from the interrupt generation part 238 via PCIe and causes the second processing device 210 to recognize completion of the transmission of the data.

[0049] The task execution part 213 performs an added new function as a task managed by the task control part 113. The task execution part 213 is typically realized as an application. For example, the task execution part 213
30 is configured to perform socket communication with the task control part 113 and performs a task by receiving data generated by the task control part 113 through the socket communication and processing the data in accordance with a predetermined program. The task execution part 213 returns data as a processing result to the

task control part 113 through the socket communication. **[0050]** For example, when a server-client system in which the main unit 100 is an FTP server and the extension unit 200 is an FTP client in conformity with the FTP

40 is constructed, the task execution part 213 establishes connection with the task control part 113 by making a connection request to the main unit 100 and downloads or uploads data in conformity with the FTP.

[0051] The device driver 214 enables the second
 ⁴⁵ processing device 210 of the extension unit 200 to transfer data to the first processing device 110 of the main unit 100 via the transfer device 230 by writing the descriptor on the extension unit memory 220. For example, the device driver 214 receives an instruction to transfer

⁵⁰ data from the task execution part 213 via a socket API. The device driver 214 writes the descriptor necessary to transfer data to the main unit 100 on the extension unit memory 220.

[0052] Of the descriptors written on the extension unit memory 220, a transmission descriptor defines a part of an operation performed for the DMA 233 to realize uplink transfer. Thus, the task execution part 213 of the second processing device 210 can transmit data to the task control part 113 of the first processing device 110. A reception descriptor defines a part of an operation performed for the DMAC 233 to realize downlink transfer. Thus, the task execution part 213 of the second processing device 210 can receive data transmitted from the task control part 113 of the first processing device 110.

[0053] The PCIe interface 215 is an interface for connecting the second processing device 210 to the transfer device 230 via a PCIe bus by PCIe.

<Transfer Device 230>

[0054] The transfer device 230 directly controls the data transfer between the main unit 100 and the extension unit 200 independently from the first processing device 110 and the second processing device 210 in accordance with the descriptor loaded into the main unit memory 120 or the extension unit memory 220. Therefore, the transfer device 230 includes a first PCIe interface 231, a second PCIe interface 232, a DMAC 233, a downlink reception descriptor controller 234, a downlink transmission descriptor controller 235, an uplink reception descriptor controller 236, an uplink transmission descriptor controller 237, and an interrupt generation part 238 as constituent elements.

[0055] The first PCIe interface 231 is an interface for connecting the transfer device 230 to the first processing device 110 via PCIe bus by PCIe.

[0056] The second PCIe interface 232 is an interface for connecting the transfer device 230 to the second processing device 210 via PCIe bus by PCIe.

[0057] The DMAC 233 interprets the descriptor loaded into the main unit memory 120 or the extension unit memory 220 and directly performs reading and writing of the data from and on the main unit memory 120 and the extension unit memory 220 in accordance with the content. [0058] The downlink reception descriptor controller 234 directly acquires the reception descriptors necessary for the second processing device 210 to receive the transfer target data transmitted from the first processing device 110 in downlink transfer from the extension unit memory 220. For example, the downlink reception descriptor controller 234 fetches the reception descriptors written on the extension unit memory 220 in sequence in accordance with the pointers set in internal registers (not illustrated) and delivers the reception descriptors to the DMAC 233.

[0059] The downlink transmission descriptor controller 235 directly acquires the transmission descriptors necessary for the first processing device 110 to transmit the transfer target data destined for the second processing device 210 in the downlink transfer from the main unit memory 120. For example, the downlink transmission descriptor controller 235 fetches the transmission descriptors written on the first unit memory 120 in sequence in accordance with the pointers set in internal resisters (not illustrated) and delivers the transmission descriptors to the DMAC 233.

[0060] The uplink reception descriptor controller 236 directly acquires the reception descriptors necessary for the first processing device 110 to receive the transfer target data transmitted from the second processing de-

5 vice 210 in uplink transfer from the main unit memory 120. For example, the uplink reception descriptor controller 236 fetches the reception descriptors written on the main unit memory 120 in sequence in accordance with the pointers set in internal resisters (not illustrated)

10 and delivers the reception descriptors to the DMAC 233. [0061] The uplink transmission descriptor controller 237 directly acquires the transmission descriptors necessary for the second processing device 210 to transmit the transfer target data destined for the first processing

15 device 110 in uplink transfer from the extension unit memory 220. For example, the uplink transmission descriptor controller 237 fetches the transmission descriptors written on the extension unit memory 220 in sequence in accordance with the pointers set in internal resisters (not 20 illustrated) and delivers the transmission descriptors to the DMAC 233.

[0062] The interrupt generation part 238 causes the first processing device 110 or the second processing device 210 to generate an interrupt (for example, an MSI)

25 via PCIe. The interrupt generation part 238 may include a first interrupt generation part that causes the first processing device 110 to generate an interrupt and a second interrupt generation part that causes the second processing device 210 to generate an interrupt.

§3. Exemplary Operation

30

35

45

50

55

[0063] Next, exemplary operations of the main unit 100 and the extension unit 200 will be described with reference to Figs. 2 and 3.

[Downlink Transfer]

[0064] Fig. 2 is a flowchart exemplifying an example 40 of a processing procedure of downlink transfer from the main unit 100 to the extension unit 200. The processing procedure to be described below is merely exemplary and each processing may be changed as much as possible. In the processing order to be described below,

steps can be appropriately omitted, replaced, and added according to an embodiment.

[0065] In step S101, the task execution part 213 of the second processing device 210 in the extension unit 200 instructs the device driver 214 to prepare for receiving the transfer target data transmitted from the main unit

100 via the socket API. [0066] In step S102, the device driver 214 loads the reception descriptor necessary to receive the above-described transfer target data in the extension unit memory 220

[0067] In step S103, the device driver 214 notifies the downlink reception descriptor controller 234 of information (for example, address information, a pointer, or the

like) indicating a valid range of the reception descriptor in the extension unit memory 220. The notification method is not particularly limited. For example, the information may be notified of by writing a valid pointer on a trail resister (not illustrated) of the downlink reception descriptor controller 234. Alternatively, the reception descriptors themselves may be directly supplied from the device driver 214 to the downlink reception descriptor controller 234. [0068] In step S104, the downlink reception descriptor controller 234 acquires the reception descriptors. The DMAC 233 interprets the reception descriptor acquired by the downlink reception descriptor controller 234 and specifies downlink reception data addresses (the second memory addresses or the fourth memory addresses) indicating storage locations in the extension unit memory 220 in the transfer target data transmitted from the main unit 100. Specifically, the DMAC 233 specifies locations at which the transfer target data is to be stored based on the downlink reception data addresses which are acquired by the downlink reception descriptor controller 234 and at which the transfer target data is to be stored based on, for example, the reception descriptors (second information) indicating DR1 to DRn.

[0069] In step S105, the task control part 113 of the first processing device 110 in the main unit 100 generates the transfer target data to be transmitted to the extension unit 200 and stores the transfer target data in the main unit memory 120.

[0070] In step S106, the task control part 113 instructs the device driver 114 to transmit the stored transfer target data to the extension unit 200 via the socket API.

[0071] In step S107, the device driver 114 loads the transmission descriptors necessary to transmit the transfer target data to the extension unit 200 in the main unit memory 120.

[0072] In step S108, the device driver 114 notifies the downlink transmission descriptor controller 235 of the information (for example, an address information or a point) indicating the valid range of the transmission descriptor in the main unit memory 120. The notification method is not particularly limited. For example, the information may be notified of by writing a valid pointer on a trail resister (not illustrated) of the downlink transmission descriptor controller 235. Alternatively, the transmission descriptors themselves may be directly supplied from the device driver 114 to the downlink transmission descriptor controller 235.

[0073] In step S109, the downlink transmission descriptor controller 235 acquires the transmission descriptors. The DMAC 233 interprets the transmission descriptor acquired by the downlink transmission descriptor controller 235 and specifies downlink transmission data addresses (the first memory addresses or the third memory addresses) indicating storage locations in the main unit memory 120 in the transfer target data transmitted from the extension unit 200. Specifically, the DMAC 233 specifies locations at which the transfer target data is stored based on the downlink transmission data addresses

which are acquired by the downlink transmission descriptor controller 235 and at which the transfer target data to be transmitted is stored based on, for example, the transmission descriptors (first information) indicating DS1 to

⁵ DSn. Step S109 may be performed earlier than step S104.

[0074] In step S110, the DMAC 233 writes the transfer target data read from the storage locations (DS1 to DSn) in the main unit memory 120 on the storage locations

- 10 (DR1 to DRn) in the extension unit memory 220 and performs data transfer. When the reading and writing of all the transfer target data are completed (Yes in Sill), the transfer device 230 causes the process to proceed to step S112.
- ¹⁵ **[0075]** In step S112, the downlink transmission descriptor controller 235 sets up the transfer completion flag indicating completion of the data transfer at a predetermined location in the valid range of the transmission descriptors on the main unit memory 120.

20 [0076] In step S113, the interrupt generation part 238 notifies the first processing device 110 of the completion of the data transfer. Specifically, the interrupt generation part 238 issues the MSI by writing predetermined data at a predetermined address via PCIe and causes the first processing device 110 to generate an interrupt.

⁵ processing device 110 to generate an interrupt. [0077] In step S114, the interrupt control part 112 of the first processing device 110 cause the interrupt to be generated based on the issuing of the MSI and causes the first processing device 110 to recognize the comple-

30 tion of the data transfer. The first processing device 110 may perform a process to be performed after the completion of the transfer as necessary.

[0078] In step S115, the downlink reception descriptor controller 234 of the transfer device 230 sets up the transfer completion flag at a predetermined location in the valid

range of the reception descriptor on the extension unit memory 220.

[0079] In step S116, the interrupt generation part 238 notifies the second processing device 210 of completion

40 of the data transfer. Specifically, the interrupt generation part 238 issues the MSI by writing predetermine data at a predetermined address via PCIe and causes the second processing device 210 to generate an interrupt.

[0080] In step S117, the interrupt control part 212 of the extension unit 200 causes an interrupt to be generated based on the issuing of the MSI and causes the second processing device 210 to recognize completion of the data transfer. When the second processing device 210 recognizes the completion of the data transfer, the

 device driver 214 notifies the task execution part 213 of storage locations (for example, DR1 to DRn) on the extension unit memory 220 as storage locations of the transfer target data via the socket API. The task execution part 213 reads the transfer target data from the storage
 locations (for example, DR1 to DRn) on the extension unit memory 220.

[0081] In step S118, the task execution part 213 performs a process in accordance with the transfer target

data read from the extension unit memory 220.

[Uplink Transmission]

[0082] Fig. 3 is a flowchart exemplifying an example of a processing procedure of uplink transfer from the extension unit 200 to the main unit 100. The processing procedure to be described below is merely exemplary and each processing may be changed as much as possible. In the processing order to be described below, steps can be appropriately omitted, replaced, and added according to an embodiment.

[0083] In step S201, the task control part 113 of the first processing device 110 in the main unit 100 instructs the device driver 114 to prepare for receiving the transfer target data transmitted from the extension unit 200 via the socket API.

[0084] In step S202, the device driver 114 loads the reception descriptor necessary to receive the above-described transfer target data in the main unit memory 120. **[0085]** In step S203, the device driver 114 notifies the uplink reception descriptor controller 236 of information (for example, address information, a pointer, or the like) indicating a valid range of the reception descriptor in the main unit memory 120. The notification method is not particularly limited. For example, the information may be notified of by writing a valid pointer on a trail resister (not illustrated) of the uplink reception descriptors themselves may be directly supplied from the device driver 114 to the uplink reception descriptor controller 236.

[0086] In step S204, the uplink reception descriptor controller 236 acquires the reception descriptors. The DMAC 233 interprets the reception descriptor acquired by the uplink reception descriptor controller 236 and ascertains uplink reception data addresses (the fourth memory addresses or the second memory addresses) indicating storage locations in the main unit memory 120 in the transfer target data transmitted from the extension unit 200. Specifically, the DMAC 233 specifies locations at which the transfer target data addresses which are acquired by the uplink reception descriptor controller 236 and at which the transfer target data is to be stored based on the uplink reception descriptor controller 236 and at which the transfer target data is to be stored based on, for example, the reception descriptors (second information) indicating UR1 to URm.

[0087] In step S205, the task execution part 213 of the second processing device 210 in the extension unit 200 generates the transfer target data to be transmitted to the main unit 100 and stores the transfer target data in the extension unit memory 220.

[0088] In step S206, the task execution part 213 instructs the device driver 214 to transmit the stored transfer target data to the main unit 100 via the socket API.

[0089] In step S207, the device driver 214 loads the transmission descriptors necessary to transmit the transfer target data to the main unit 100 in the extension unit memory 220.

[0090] In step S208, the device driver 214 notifies the uplink transmission descriptor controller 237 of the information (for example, an address information or a point) indicating the valid range of the transmission descriptor

⁵ in the extension unit memory 220. The notification method is not particularly limited. For example, the information may be notified of by writing a valid pointer on a trail resister (not illustrated) of the uplink transmission descriptor controller 237. Alternatively, the transmission de-

¹⁰ scriptors themselves may be directly supplied from the device driver 214 to the uplink transmission descriptor controller 237.

[0091] In step S209, the uplink transmission descriptor controller 237 acquires the transmission descriptors. The

¹⁵ DMAC 233 interprets the transmission descriptor acquired by the uplink transmission descriptor controller 237 and ascertains uplink transmission data addresses (the third memory addresses or the first memory addresses) indicating storage locations in the extension unit

20 memory 220 in the transfer target data transmitted from the main unit 100. Specifically, the DMAC 233 specifies locations at which the transfer target data to be transmitted is stored based on the uplink transmission data addresses which are acquired by the uplink transmission

²⁵ descriptor controller 237 and at which the transfer target data to be transmitted is stored based on, for example, the transmission descriptors (first information) indicating US1 to USm. Step S209 may be performed earlier than step S204.

30 [0092] In step S210, the DMAC 233 writes the transfer target data read from the storage locations (US1 to USm) in the extension unit memory 220 on the storage locations (UR1 to URm) in the main unit memory 120 and performs data transfer. When the reading and writing of all the

³⁵ transfer target data are completed (Yes in S211), the transfer device 230 causes the process to proceed to step S212.

[0093] In step S212, the uplink transmission descriptor controller 237 sets up the transfer completion flag indicating completion of the data transfer at a predetermined location in the valid range of the transmission descriptors on the extension unit memory 220.

[0094] In step S213, the interrupt generation part 238 notifies the second processing device 210 of the com-

⁴⁵ pletion of the data transfer. Specifically, the interrupt generation part 238 issues the MSI by writing predetermined data at a predetermined address via PCIe and causes the second processing device 210 to generate an interrupt.

50 [0095] In step S214, the interrupt control part 212 of the second processing device 210 causes the interrupt to be generated based on the issuing of the MSI and causes the second processing device 210 to recognize the completion of the data transfer. The second processing device 210 may perform a process to be performed

⁵ ing device 210 may perform a process to be performed after the completion of the transfer as necessary. **[0096]** In step S215, the uplink reception descriptor

[0096] In step S215, the uplink reception descriptor controller 236 of the transfer device 230 sets up the trans-

10

fer completion flag at a predetermined location in the valid range of the reception descriptor on the main unit memory 120.

[0097] In step S216, the interrupt generation part 238 notifies the first processing device 110 of completion of the data transfer. Specifically, the interrupt generation part 238 issues the MSI by writing predetermine data at a predetermined address via PCIe and causes the first processing device 110 to generate an interrupt.

[0098] In step S217, the interrupt control part 112 of the main unit 100 causes an interrupt to be generated based on the issuing of the MSI and causes the first processing device 110 to recognize completion of the data transfer. When the first processing device 110 recognizes the completion of the data transfer, the device driver 114 notifies the task control part 113 of storage locations (UR1 to URm) on the main unit memory 120 as storage locations of the transfer target data via the socket API. The task control part 113 reads the transfer target data from the storage locations (UR1 to URm) on the main unit memory 120.

[0099] In step S218, the task control part 113 performs a process in accordance with the transfer target data read from the main unit memory 120.

[Operational Effects]

[0100] As described above, according to the present embodiment, even when the first processing device 110 and the second processing device 210 are connected by PCIe, the first processing device 110 and the second processing device 210 can transmit and receive data through socket communication in an upper layer of an application or the like.

[0101] At present, there is a demand for desiring to additionally mount an application related to a new function (a router function, a database function, or the like) on the main unit 100 such as a PLC controlling an industrial device. It is desirable to additionally mount an application on the extension unit 200 which is a different unit from the main unit 100 in consideration of an influence on control performance of the main unit 100. In this case, to realize high-speed communication between the main unit 100 and the extension unit 200, it is desirable to connect both the units by PCIe.

[0102] However, in the future, when CPU performance of the main unit 100 is improved and it is not necessary to consider the influence on the control performance, it is expected that a need for operating an additional application on the single main unit 100 is created on the single main unit 100 using a virtualization technology such as a hypervisor. At this time, when the additional application is developed on the premise of connection by PCIe, a problem arises in that the application has to be redeveloped so that the application is executed again by the single main unit 100.

[0103] According to an aspect of the present disclosure, in an additional application (for example, the task control part 113 and the task execution part 213), communication is performed in a socket so that the socket is converted into a descriptor by the device drivers (the device drivers 114 and 214). Then, the DMAC 233 of the transfer device 230 is caused to perform transfer before transfer of a packet in accordance with the descriptor and load packets in the device driver of a transfer destination.

More specifically, the transfer device 230 includes the reception descriptor controller that acquires the reception descriptor of the transfer destination and the transmission descriptor controller that acquires the transmission

descriptor of the transfer source in addition to the DMAC 233. Thus, the units are connected by PCIe and socket communication is possible in applications of an upper 15 laver.

[0104] Thus, the upper layer, that is, the additional applications (for example, the task control part 113 and the task execution part 213) can be developed in advance so that socket communication used in an Ethernet is possible in terms of versatility. As a result, when an embod-

20 iment in which an additional function is performed in the single main unit 100 can be implemented in the future, the embodiment can be implemented although the application is not redeveloped.

25 [0105] That is, a user interface of an application is not changed in the future. Thus, for example, an application developer can develop an application by the same coding without being conscious of whether the application under development is executed by a unit different from the main 30 unit 100 as the extension unit 200 or by the single main unit 100 in an environment virtualized by a hypervisor or the like.

[0106] In a present state, since the main unit 100 and the extension unit 200 are connected by PCIe, a mutual 35 interrupt can be generated other than socket communication. As described above, according to an aspect of the present disclosure, appropriate use can be realized in particular in a product in which it is desirable to connect the units by PCIe.

§4. Modified Examples

[0107] The embodiments of the present invention have been described above, but the above description is mere-45 ly an example of the present invention in all senses. It is needless to say that various improvements or modifications can be made without departing from the scope of the present invention. For example, the following changes can be made. Hereinafter, the same reference numer-50 als are given to constituent elements similar to those of the above embodiments and description of points similar to those of the above description will be appropriately omitted. The following modified examples can be appropriately combined.

<4.1>

[0108] Fig. 4 is a diagram illustrating another exempla-

40

ry connection between the main unit 100 and the extension unit 200. As illustrated in Fig. 4, the plurality of extension units 200 executing a plurality of other applications can be connected to the single main unit 100.

[0109] Each of the extension units 200, 200a, and 200b, and the like includes the transfer device 230 that has the above-described configuration. Each extension unit 200 can perform data transfer with the main unit 100 via the transfer device 230 included in each extension unit 200. In an upper layer of the first processing device 110 of the main unit 100, it is not necessary to be conscious of one-to-many PCIe connection because of a plurality of connections by an Ethernet.

<Conclusion>

[0110] In the present invention, the following configuration is adopted to solve the above-described problem as an example of the present disclosure.

[0111] That is, according to an aspect of the present invention, a transfer device performs communication with a first device and a second device by PCIe. The transfer device includes: a direct memory access controller configured to control data transfer from a first memory of the first device to a second memory of the second device; a first transmission descriptor controller configured to acquire information regarding a first memory address at which transfer target data is stored in the first memory from the first device; and a first reception descriptor controller configured to acquire information regarding a stored in the first memory from the first device; and a first reception descriptor controller configured to acquire information regarding a second memory address at which the transfer target data is to be stored in the second memory from the second device.

[0112] With the foregoing configuration, it is possible to obtain the advantageous effect that the data can be transferred in the socket communication in an upper layer such as an application while connecting the units by PCle.

[0113] The transfer device according to the aspect may further include an interrupt generation part configured to generate an interrupt and notify the first device or the second device of transfer completion when transfer of the transfer target data is completed. Thus, the first device or the second device can be caused to be conscious of the completion of the data transfer timely.

[0114] The transfer device according to the aspect may further include a second transmission descriptor controller configured to acquire information regarding a third memory address at which transfer target data is stored in the second memory from the second device; and a second reception descriptor controller configured to acquire information regarding a fourth memory address at which the transfer target data is to be stored in the first memory from the first device. The direct memory access controller may control data transfer from the second memory of the second device to the first memory of the first device. Thus, in addition to the data transfer from the first memory to the second memory, the data transfer from the second memory to the first memory can be performed in the socket communication.

[0115] According to another aspect of the present invention, an information processing device includes any of the transfer device as described above, the second

device, and the second memory. The second device includes an application execution part that processes the transfer target data and a device driver that receives an instruction to transfer the transfer target data via a socket

10 API from the application execution part and generates, as the information, a transmission descriptor designating a memory address of the second memory at which the transfer target data is stored.

[0116] With the foregoing configuration, it is possible to obtain the advantageous effect that the data can be transferred in the socket communication in an upper layer such as an application while connecting the units by PCIe.

[0117] In the transfer device according to the aspect, the device driver of the second device may store the transmission descriptor in the second memory. The direct memory access controller of the transfer device may specify a location at which the transfer target data is stored in the second memory based on the transmission

²⁵ descriptor acquired from the second memory by the transmission descriptor controller. Thus, the direct memory access controller can correctly read the transfer target data to be transferred from the second memory.

[0118] In the transfer device according to the aspect,
 the direct memory access controller of the transfer device may specify a location at which the transfer target data is stored in the second memory based on the transmission descriptor acquired from the device driver by the transmission descriptor controller. Thus, the direct mem ory access controller can correctly read the transfer tar-

get data to be transferred from the second memory.
[0119] According to still another aspect of the present invention, a data transfer method is executed by a transfer device performing communication with a first device
⁴⁰ which is a transfer source of data and a second device which is a transfer destination of the data by PCIe. The data transfer method includes: acquiring, by a transmission descriptor controller of the transfer device, first in-

formation regarding a first memory address at which
 transfer target data is stored in a first memory of the first device from the first device; acquiring, by a reception descriptor controller of the transfer device, second infor-

mation regarding a second memory address at which the transfer target data is to be stored in a second memory
of the second device from the second device; and transferring, by a direct memory access controller of the transfer device, data from the first memory to the second memory. The acquiring of the second information may be performed earlier than the acquiring of the first information.

⁵⁵ **[0120]** With the foregoing configuration, it is possible to obtain the advantageous effect that the data can be transferred in the socket communication in an upper layer such as an application while connecting the units by

PCle.	
[Realization Example by Software]	

[0121] The control block (in particular, the first PCIe interface 231, the second PCIe interface 232, the DMAC 233, the downlink reception descriptor controller 234, the downlink transmission descriptor controller 235, the uplink reception descriptor controller 236, the uplink transmission descriptor controller 237, and the interrupt generation part 238) of the transfer device 230 may be realized by a logical circuit (hardware) formed in an integrated circuit (IC chip) or the like or may be realized by software. [0122] In the latter case, the transfer device 230 includes a computer that executes a command of a program which is software realizing each function. The computer includes, for example, one or more processors and a computer-readable recording medium that stores the program. In the computer, when the processor reads the program from the recording medium and executes the program, the objective of the present invention is attained. As the processor, for example, a central processing unit (CPU) can be used. As the recording medium, in addition to a "non-transitory type of medium," for example, a read-only memory (ROM), a tape, a disc, a card, a semiconductor memory, a programmable logical circuit, or the like can be used. A random access memory (RAM) in which the program is loaded may be further included. The program may be supplied to the computer via any transfer medium (a communication network, broadcast waves, or the like) capable of transferring the program. An aspect of the present invention can be realized in a form of a data signal in which the program is implemented by electronic transfer and which is embedded in carrier waves.

[0123] The present invention is not limited to the above-described embodiments. Various changes can be made within the scope of the claims and embodiments obtained by combining the technical means disclosed in different embodiments are also included in the technical scope of the present invention.

[Reference Signs List]

[0124]

100	Main unit	
110	First processing device (first device,	
	second device)	
111	Machine control part	50
112	Interrupt control part	
113	Task control part	
114	Device driver	
115	PCIe interface	
120	Main unit memory (first memory, second	55
	memory)	
200	Extension unit (information processing	
	device)	

	210	Second processing device (second de-
		vice, first device)
	212	Interrupt control part
_	213	lask execution pat (application execu-
5		tion part)
	214	Device driver
	215	PCIe interface
	220	Extension unit memory (second memo-
		ry, first memory)
10	230	Transfer device
	231	First PCIe interface
	232	Second PCIe interface
	233	Direct memory access controller
		(DMAC)
15	234	downlink reception descriptor controller
		(reception descriptor controller)
	235	downlink transmission descriptor con-
		troller (transmission descriptor control-
		ler)
20	236	uplink reception descriptor controller
		(reception descriptor controller)
	237	uplink transmission descriptor controller
		(transmission descriptor controller)
	238	Interrupt generation part
25	DS1 to DSn	Downlink transmission data address
		(first memory address, third memory ad-
		dress)
	DR1 to DRn	Downlink reception data address (sec-
		ond memory address, fourth memory
30		address)
	US1 to USm	Uplink transmission data address (third
		memory address, first memory address)
	UR1 to URm	Uplink reception data address (fourth
		memory address, second memory ad-
35		dress)

Claims

45

40 1. A transfer device performing communication with a first device and a second device by PCIe, the transfer device comprising:

a direct memory access controller configured to control data transfer from a first memory of the first device to a second memory of the second device;

a first transmission descriptor controller configured to acquire information regarding a first memory address at which transfer target data is stored in the first memory from the first device; and

a first reception descriptor controller configured to acquire information regarding a second memory address at which the transfer target data is to be stored in the second memory from the second device.

10

15

20

25

30

45

- The transfer device according to claim 1, further comprising: an interrupt generation part configured to generate an interrupt and notify the first device or the second device of transfer completion when transfer of the
- **3.** The transfer device according to claim 1 or 2, further comprising:

transfer target data is completed.

a second transmission descriptor controller configured to acquire information regarding a third memory address at which transfer target data is stored in the second memory from the second device; and

a second reception descriptor controller configured to acquire information regarding a fourth memory address at which the transfer target data is to be stored in the first memory from the first device,

wherein the direct memory access controller controls data transfer from the second memory of the second device to the first memory of the first device.

4. An information processing device comprising:

the transfer device according to any one of claims 1 to 3, the second device, and the second memory,

wherein the second device comprises:

an application execution part that processes the transfer target data, and a device driver that receives an instruction ³⁵ to transfer the transfer target data via a socket API from the application execution part and generates, as the information, a transmission descriptor designating a memory address of the second memory at ⁴⁰ which the transfer target data is stored.

5. The information processing device according to claim 4,

wherein the device driver of the second device stores the transmission descriptor in the second memory, and

wherein the direct memory access controller of the transfer device specifies a location at which ⁵⁰ the transfer target data is stored in the second memory based on the transmission descriptor acquired from the second memory by the transmission descriptor controller.

6. The information processing device according to claim 4, wherein the direct memory access controller of the transfer device specifies a location at which

the transfer target data is stored in the second memory based on the transmission descriptor acquired from the device driver by the transmission descriptor controller.

7. A data transfer method executed by a transfer device performing communication with a first device which is a transfer source of data and a second device which is a transfer destination of the data by PCIe, the method comprising:

acquiring, by a transmission descriptor controller of the transfer device, first information regarding a first memory address at which transfer target data is stored in a first memory of the first device from the first device;

acquiring, by a reception descriptor controller of the transfer device, second information regarding a second memory address at which the transfer target data is to be stored in a second memory of the second device from the second device; and

transferring, by a direct memory access controller of the transfer device, data from the first memory to the second memory.



EP 3 971 724 A1



FIG. 2



FIG. 3



FIG. 4

EP 3 971 724 A1

		INTERNATIONAL SEARCH REPORT	Ir	ternational application No.	
5			PCT/JP2020/008813		
	A. CLASSIFIC Int. Cl. FI: G06F1	CATION OF SUBJECT MATTER G06F13/28(2006.01)i, G06F13/38 3/28 310M, G06F13/38 350, G06F1	2006.01)i 3/38 340E, GO	6F13/28 310A	
	According to Inte	ernational Patent Classification (IPC) or to both nationa	l classification and IPC		
10	B. FIELDS SE	ARCHED			
	Minimum docum Int. Cl.	entation searched (classification system followed by cla G06F13/28, G06F13/38	ssification symbols)		
15	Documentation s Published exami Published unexe Registered util Published regis	earched other than minimum documentation to the extended utility model applications of Japan 192 mined utility model applications of Japan 197 lity model specifications of Japan 199 stered utility model applications of Japan 199	nt that such documents a 2-1996 1-2020 6-2020 4-2020	re included in the fields searched	
	Electronic data b	ase consulted during the international search (name of o	lata base and, where prac	ticable, search terms used)	
20					
	C. DOCUMEN	ITS CONSIDERED TO BE RELEVANT			
	Category*	Citation of document, with indication, where ap	propriate, of the relevant	passages Relevant to claim No.	
	Y	JP 2016-224560 A (CANON INC.)	28 December 2	2016, 1-3, 7	
25	A	paragraphs [0011]-[0018], [00 [0033]	21]-[0025], [0	0032] , 4-6	
	Y	JP 6-274436 A (NTT DATA TSUSE	IN KK) 30 Sept	tember 1-3, 7	
30	A	1994, paragraphs [0002]-[0017 [0095], [0096]], [0081]-[008	87], 4-6	
	A	JP 2013-65079 A (RICOH CO., I paragraphs [0014]-[0018], fig	TD.) 11 April . 1	2013, 1-7	
35	A	US 2012/0166699 A1 (KUMAR, Pa 2012, paragraphs [0068]-[0088	nakaj et al.)]	28 June 1-7	
40	Further do	cuments are listed in the continuation of Box C.	See patent family	y annex.	
	* Special cate; "A" document d to be of part	gories of cited documents: efining the general state of the art which is not considered icular relevance	"T" later document publ date and not in conf the principle or theorem	ished after the international filing date or priority lict with the application but cited to understand ry underlying the invention	
	"E" earlier applie filing date	cation or patent but published on or after the international	"X" document of particu considered novel of	lar relevance; the claimed invention cannot be or cannot be considered to involve an inventive	
45	"L" document which may throw doubts on priority claim(s) or which is cited to establish the publication date of another citation or other special reason (as specified).		"Y" document of particu	ment is taken alone ular relevance; the claimed invention cannot be	
	"O" document re "P" document pu the priority o	ferring to an oral disclosure, use, exhibition or other means bblished prior to the international filing date but later than late claimed	considered to invector combined with one being obvious to a p"&" document member of the sector of	or more other such documents, such combination berson skilled in the art of the same patent family	
50	Date of the actual 05.06.202	l completion of the international search 0	Date of mailing of the 1 16.06.2020	international search report	
	Name and mailin Japan Pater 3-4-3, Kasu	g address of the ISA/ tt Office migaseki, Chiyoda-ku,	Authorized officer		
55	Tokyo 100-	8915, Japan	Telephone No.		

Form PCT/ISA/210 (second sheet) (January 2015)

International application No.

INTERNATIONAL SEARCH REPORT Information on patent family members

			• • • • • • • • • • • • • • • • • • •		
Patent Documents referred to in the Report	Publication Date	Patent Family	Publication Da		
JP 2016-224560 A	28.12.2016	(Family: none)	•		
VP 6-274436 A	30.09.1994	(Family: none)			
JP 2013-65079 A	11.04.2013	(Family: none)			
JS 2012/0166699	28.06.2012	WO 2012/087648 A2			
A1		EP 2656228 A2			
		KR 10-2013-0095799 A			

Form PCT/ISA/210 (patent family annex) (January 2015)

REFERENCES CITED IN THE DESCRIPTION

This list of references cited by the applicant is for the reader's convenience only. It does not form part of the European patent document. Even though great care has been taken in compiling the references, errors or omissions cannot be excluded and the EPO disclaims all liability in this regard.

Patent documents cited in the description

• JP 2014106940 A [0003]