

(12) United States Patent (10) Patent No.: US 9,899,540 B2
Mihara (45) Date of Patent: Feb. 20, 2018

(54) SEMICONDUCTOR DEVICE AND METHOD FOR MANUFACTURING SAME

- (71) Applicant: **Renesas Electronics Corporation**, (58)
Koutou-ku, Tokyo (JP)
- (72) Inventor: Tatsuyoshi Mihara, Tokyo (JP)
- (73) Assignee: **Renesas Electronics Corporation**, (56) (56) Tokyo (JP)
- $(*)$ Notice: Subject to any disclaimer, the term of this patent is extended or adjusted under 35 U.S.C. 154(b) by 0 days.
- (21) Appl. No.: **15/648,431** (Continued)
- (22) Filed: Jul. 12, 2017

(65) **Prior Publication Data**

US 2017/0309755 A1 Oct. 26, 2017

Related U.S. Application Data

(62) Division of application No. 15/378, 352, filed on Dec.
14, 2016, now Pat. No. 9, 741, 869.

(30) Foreign Application Priority Data

Feb . 24 , 2016 (JP) 2016 - 032688

 (51) Int. Cl.

 HUL 29/78 (2006.01)
(52) **U.S. Cl.** CPC H01L 29/792 (2013.01); H01L 21/28282 $(2013.01);$ HOIL 29/0653 (2013.01); HOIL

(45) Date of Patent:

- 29/66795 (2013.01); H01L 29/66833 (2013.01) ; **H01L 29/7851** (2013.01)
- Field of Classification Search CPC H01L 29/792; H01L 21/28282; H01L 29/66833; H01L 29/66795; H01L 29/0653; H01L 29/7851 See application file for complete search history.

References Cited

U.S. PATENT DOCUMENTS

7,504,689 B2 3/2009 Hisamoto et al.
2006/0001058 A1 * 1/2006 Dreeskornfeld .. H01L 21/28282 257/288

FOREIGN PATENT DOCUMENTS

JP 2006-041354 A 2/2006

Primary Examiner — Walter H Swanson (74) Attorney, Agent, or $Firm$ - Shapiro, Gabor and Rosenberger, PLLC

(57) ABSTRACT

A semiconductor device includes a semiconductor substrate including a main surface, an element separation film formed over the main surface, and a fin protruding from the element separation film and extending in the first direction in plan view. The semiconductor device further includes a control gate electrode extending in the second direction that is orthogonal to the first direction along the surface of the fin through a gate insulating film and overlaps with a first main surface of the element separation film, and a memory gate electrode extending in the second direction along the surface of the fin through an insulating film and overlaps with a second main surface of the element separation film, in which the second main surface is lower than the first main surface relative to the main surface.

7 Claims, 17 Drawing Sheets

(56) References Cited

U.S. PATENT DOCUMENTS

* cited by examiner

CROSS-REFERENCE TO RELATED **expectation function function** function function $\frac{5}{2}$

The disclosure of Japanese Patent Application No. 2016-032688 filed on Feb. 24, 2016 including the specification, 032688 filed on Feb. 24, 2016 including the specification,
drawings and abstract is incorporated herein by reference in
its entirety
its entirety
tis entirety its entirety . 10 similar to that of Japanese Unexamined Patent Application

and a method for manufacturing the same, and can be 15 suitably utilized for a semiconductor device including a

memory, an EEPROM (Electrically Erasable and Program-
mable Read Only Memory) has been widely used. These 20 protruded part of a rectangular parallelepiped, has the width mable Read Only Memory) has been widely used. These 20 storage devices represented by a flash memory widely used at present includes, below a gate electrode of a MISFET, an main surface of the semiconductor substrate, extends in the electro-conductive floating gate electrode or a trapping first direction (X direction described below) insulating film surrounded by an oxide film, and the electric and to the second direction, and has the main surface (upper charge accumulation state in the floating gate or the trapping 25 surface) and the side surfaces. T charge accumulation state in the floating gate or the trapping 25 insulating film is made memory information which is read extends in the first direction, is formed along the main out as a threshold of the transistor. This trapping insulating surface and the side surfaces of the fin thro film means an insulating film capable of accumulating the electric charge, and a silicon nitride film and the like can be cited as an example. By injection/discharging of an electric 30 charge to/from such electric charge accumulation region, the direction, and extends in the second direction. The memory threshold of the MISFET is shifted, and the MISFET is gate electrode is formed along the main surface threshold of the MISFET is shifted, and the MISFET is gate electrode is formed along the main surface and the side operated as a storage element. As this flash memory, there is surfaces of the fin through the second gate i operated as a storage element. As this flash memory, there is surfaces of the fin through the second gate insulating film, a sprit gate type cell using a MONOS (Metal-Oxide-Nitride- and extends over the element separation Oxide-Semiconductor) film. In such memory, by using a 35 Further, the second gate insulating film is formed of the silicon nitride film as the electric charge accumulation ONO film described above, and a layer of a part wi silicon nitride film as the electric charge accumulation ONO film described above, and a layer of a part within the region, compared to an electro-conductive floating gate film, second gate insulating film of a layered str region, compared to an electro-conductive floating gate film, second gate insulating film of a layered structure (a silicon there are advantages of excellence in the reliability of data intride film and a silicon oxide fil retention because the electric charge is discretely accumu-
lated, capability of making the oxide film over and below the 40 and the memory gate electrode. Also, a pair of semiconduclated, capability of making the oxide film over and below the 40 silicon nitride film a thin film and capability of lowering the voltage of the writing/erasing operation because of excellence in the reliability of data retention, and so on.

gate electrode (selective gate electrode) formed over the 45 transis semiconductor substrate through the first gate insulating series. film, and a memory gate electrode formed over the semi-
conductor substrate through the second gate insulating film
including the memory transistor,
including the electric charge accumulation region. Further, there was a p the sprit gate type memory cell includes a pair of semicon-50 ductor regions (a source region and a drain region) formed ductor regions (a source region and a drain region) formed ON-current matching the height of the fin could not be over the surface of the semiconductor substrate so as to secured. For example, when the initial height of th over the surface of the semiconductor substrate so as to secured. For example, when the initial height of the fin sandwich the control gate electrode and the memory gate which forms the control transistor and the memory tr sandwich the control gate electrode and the memory gate which forms the control transistor and the memory transistor electrode, and the second gate insulating film has a structure is made 40 nm, in the control transistor, called an ONO film that is a laminated structure of a silicon 55 oxide film, a silicon nitride film, and a silicon oxide film.

cation 2006-41354, a sprit gate type memory cell is dis-
closed in which an active region of a projected shape is other hand, in the case of the memory transistor, because the closed in which an active region of a projected shape is other hand, in the case of the memory transistor, because the formed over the surface of the semiconductor substrate, and ω_0 total film thickness of the ONO film formed over the surface of the semiconductor substrate, and 60 total film thickness of the ONO film that is the second gate a selective gate (control gate electrode) and a memory gate insulating film is approximately 20 nm a selective gate (control gate electrode) and a memory gate insulating film is approximately 20 nm, and the height of the (memory gate electrode) are disposed so as to straddle the fin contributing to the ON-current of the active region of the projected shape. Further, the selective is approximately 20 nm which becomes approximately $\frac{1}{2}$ of gate 500 is formed over the active region through the gate the initial height of the fin. For ex insulating film 900, and the memory gate 550 is formed over 65 the active region through the gate insulating film 950 that is

SEMICONDUCTOR DEVICE AND METHOD structure of a thermal oxidation silicon film, a silicon nitride
FOR MANUFACTURING SAME film formed by the CVD method, and a silicon oxide film film formed by the CVD method, and a silicon oxide film formed by the CVD method or the ISSG method, and has the electric charge retention function.

SUMMARY

Publication 2006-41354, and the memory cell includes a BACKGROUND control gate electrode and a memory gate electrode disposed so as to straddle an active region (called "fin" and "projected The present invention relates to a semiconductor device section") of a projected shape formed over the surface of the d a method for manufacturing the same, and can be 15 semiconductor substrate. The periphery of the fin t trudes from the surface of the semiconductor substrate is nonvolatile memory for example.

As an electrically writable and erasable nonvolatile the surface of the semiconductor substrate, and the fin the surface of the semiconductor substrate, and the fin protrudes from the element separation film. The fin is a in the second direction (Y direction described below) of the surface and the side surfaces of the fin through the first gate insulating film, and extends over the element separation film around the fin. Also, the memory gate electrode is disposed so as to be adjacent to the control gate electrode in the first for regions (a source region and a drain region) are formed within the fin so as to sandwich the control gate electrode lence in the reliability of data retention, and so on. and the memory gate electrode. In other words, it can be said
Also, the sprit gate type memory cell includes a control also that the nonvolatile memory cell is formed also that the nonvolatile memory cell is formed of a control transistor and a memory transistor which are coupled in

is made 40 nm, in the control transistor, because the film thickness of the first gate insulating film is approximately 2 ide film, a silicon nitride film, and a silicon oxide film. In for example, the height of the fin contributing to the Also, in Japanese Unexamined Patent Application Publi-

ON-current of the control transistor is approxim the initial height of the fin. For example, in the control transistor, by forming the first gate insulating film by a the active region through the gate insulating film 950 that is thermal oxidation method, the height of the fin reduces. In formed of the ONO film. The ONO film has a laminated the memory transistor, first, because a part o the memory transistor, first, because a part of the second gate insulating film is formed by thermal oxidation of the surface FIG. 10 is a cross-sectional view of an essential part of the fin, the height of the fin reduces. Also, because the during a manufacturing step of the semicondu imposed between the element separation film and the FIG. 11 is a cross-sectional view of an essential part memory gate electrode as described above, the range where $\frac{5}{2}$ during a manufacturing step of the semiconduct memory gate electrode as described above, the range where 5 during a manufacturing step of the semiconductor device the memory gate electrode and the fin overlap reduces. subsequent to FIG. 10. Therefore, in the memory transistor, the height of the fin

FIG. 12 is a cross-sectional view of an essential part

contributing to the ON-current substantially reduces with

during a manufacturing step of the semiconducto respect to the initial height $\frac{10}{10}$. That is to say, in the memory subsequent to FIG. 11.
transistor, sufficient ON-current matching the initial height $\frac{10}{10}$. FIG. 13 is a cross-sectional view of an essential of the fin cannot be secured, and the reading characteristics during a manufacturing step of the semiconductor device and the writing characteristics deteriorate. Subsequent to FIG. 11.

and the writing characteristics deteriorate.
In other words, in the semiconductor device including the
fin type nonvolatile memory, further improvement of the $_{15}$ during a manufacturing step of the semiconductor device

drawings.

According to an embodiment, a semiconductor device ₂₀ FIG. 16 is a cross-sectional view of an essential part

includes a semiconductor substrate that includes a first main

surface, an element separation film first main surface, and a projected section that is a part of the FIG. 17 is a cross-sectional view of an essential part semiconductor substrate, protrudes from the element sepa-
ration film, and extends in the first direc The semiconductor device further includes a control gate

electrode that extends in the second direction that is orthogo-

DETAILED DESCRIPTION electrode that extends in the second direction that is orthogonal to the first direction along the surface of the projected section through a first insulating film and overlaps with a In the embodiments below, when it is required for the sake
second main surface of the element separation film, and a 30 of convenience, although description wi second main surface of the element separation film, and a 30° of convenience, although description will be made dividedly memory gate electrode that extends in the second direction into plural sections or embodiments, memory gate electrode that extends in the second direction into plural sections or embodiments, they are not unrelated along the surface of the projected section through a second to each other, and one has a relationship o insulating film and overlaps with a third main surface of the detail, supplementary explanation and the like of a part or element separation film, in which the third main surface is $\frac{1}{25}$ entirety with the other with

FIG. 2 is a cross-sectional view of an essential part of the 45

a manufacturing step of the semiconductor device subsequent to FIG. 3.

a manufacturing step of the semiconductor device subse- 60 quent to FIG. **6**.

FIG. 9 is a cross-sectional view of an essential part during 65 Also, in the drawings used in the embodiments, there is a manufacturing step of the semiconductor device subse-
also a case hatching is omitted even in crossa manufacturing step of the semiconductor device subse-
quent to FIG. 8.
in order to facilitate understanding of the drawing. Further,

4

characteristics has been desired.

Other problems and new features will be clarified from FIG. 15 is a cross-sectional view of an essential part

the description of the present specification and the attached during a manuf

element separation film, in which the third main surface is
lower than the second main surface relative to the first main
lower than the second main surface relative to the first main
when the quantity of elements and the According to an embodiment, the performance of the number of pieces, numerical value, amount, range and the miconductor device can be improved. semiconductor device can be improved. like) are mentioned, they are not limited to the specific
quantity mentioned and may be equal to or more than and
BRIEF DESCRIPTION OF THE DRAWINGS
qual to or less than the specific q exception of a case particularly specified explicitly, a case FIG. 1 is a plan view of an essential part of a semicon-

on Also, in the embodiments below, it is needless to

on Also, in the embodiments below, it is needless to on. Also, in the embodiments below, it is needless to mention that the constituent elements thereof (also including semiconductor device that is an embodiment.
FIG. 3 is a cross-sectional view of an essential part during pensable with the exception of a case particularly specified FIG. 3 is a cross-sectional view of an essential part during pensable with the exception of a case particularly specified a manufacturing step of the semiconductor device that is an explicitly, a case considered to be appa embodiment.
FIG. 4 is a cross-sectional view of an essential part during 50 ments below, when the shape, the positional relation and the ments below, when the shape, the positional relation and the like of a constituent element and the like are mentioned, they ent to FIG. 3.
FIG. 5 is a cross-sectional view of an essential part during similar to the shape and the like thereof and so on with the similar to the shape and the like thereof and so on with the a manufacturing step of the semiconductor device subse-
strep in of a case particularly specified explicitly, a case
strep on the semiconductor device subse-
strep and so
strep in the case in principle, and so ent to FIG. 4. $\frac{1}{100}$ s apparently considered not to be the case in principle, and so FIG. 6 is a cross-sectional view of an essential part during on. This fact is also similar with respect to the numerical FIG. 6 is a cross-sectional view of an essential part during on. This fact is also similar with respect to the numerical a manufacturing step of the semiconductor device subse-
value and the range described above.

quent to FIG. 5.
FIG. 7 is a cross-sectional view of an essential part during on the drawings. Also, in all drawings for explaining the on the drawings. Also, in all drawings for explaining the embodiment, a same reference sign will be given to a quent to FIG. 6.
FIG. 8 is a cross-sectional view of an essential part during thereon will be omitted. Further, in the embodiments below, a manufacturing step of the semiconductor device in the explanation on a same or similar portions will not be same step of FIG. 7.

in order to facilitate understanding of the drawing. Further,

ductor device in the present embodiment. As shown in FIG. MC arrayed in X direction is coupled with a source line SL 1, in a memory cell section A, plural memory cells are formed of a metal wire MW extending in X-direction disposed in a matrix shape, and form a memory cell array. 10 FIG. 2 is a cross-sectional view of an essential part of the FIG. 2 is a cross-sectional view of an essential part of the hole CNT. Also, the source region MS of the plural memory semiconductor device in the present embodiment. In FIG. 2, cells MC arrayed in Y direction is coupled w semiconductor device in the present embodiment. In FIG. 2, cells MC arrayed in Y direction is coupled with a bit line BL three cross-sectional views of the memory cell section A are formed of a metal wire MW extending in Y three cross-sectional views of the memory cell section A are formed of a metal wire MW extending in Y-direction. It is shown, a memory cell section A1 is a cross-sectional view preferable that a metal wire of a layer diffe shown, a memory cell section A1 is a cross-sectional view preferable that a metal wire of a layer different from the bit along A1-A1' of FIG. 1, a memory cell section A2 is a 15 line BL is used for the source line SL. cross-sectional view along A2-A2' of FIG. 1, and a memory The fin FA is a protruded section of a rectangular paralcell section A3 is a cross-sectional view along A3-A3 of lelepiped for example which protrudes from the main sur-
FIG. 1. In other words, the memory cell section A1 is a face 1a of the semiconductor substrate 1 in a direc FIG. 1. In other words, the memory cell section A1 is a face $1a$ of the semiconductor substrate 1 in a direction cross-sectional view along the extending direction of a fin orthogonal to the main surface $1a$. The fin FA FA, the memory cell section A2 is a cross-sectional view 20 length in the long side direction, an optional width in the along the extending direction of a control gate electrode CG, short side direction, and an optional he and the memory cell section A3 is a cross-sectional view direction. The fin FA is not necessarily a rectangular paral-
along the extending direction of a memory gate electrode lelepiped, and includes a shape obtained by ro

As shown in FIG. 1, in the memory cell section A, plural 25 fins FA extending in X direction are disposed at equal fins FA extending in X direction are disposed at equal FA extends in plan view is the long side direction, and the intervals in Y direction. The fin FA is a protruded section direction orthogonal to the long side direction intervals in Y direction. The fin FA is a protruded section direction orthogonal to the long side direction is the short (projected section) of a rectangular parallelepiped selec-
side direction. In short, the length is la tively protruded from a main surface (surface, upper surface) The shape of the fin FA is not a question as far as it is a la of a semiconductor substrate 1 for example, and the lower 30 protruded section having a length, width, and height. In the end portion of the fin FA is surrounded by an element width direction, the fin FA has opposing side surfaces, and separation film STM that covers the main surface $1a$ of the a main surface (upper surface) that couples th semiconductor substrate 1. The fin FA is a part of the side surfaces. For example, a meandering pattern in plan semiconductor substrate 1, and is an active region of the view is also included.
Semiconductor substrate 1. Th separation film STM, and the periphery of the fin FA is The the element separation film STM. The fin FA is limited using FIG . Substrate 1, the fin FA is formed which is the protruded is an active region for forming a memory cell MC. Although section of the semiconductor substrate 1. The lower part of
it is not illustrated, the fin FA terminates at the end of the 40 the fin FA is surrounded by the eleme it is not illustrated, the fin FA terminates at the end of the 40 the fin FA is surrounded by the element separation film STM
memory cell array. In other words, the fin FA has its both which is formed over the main surface memory cell array. In other words, the fin FA has its both ends in X-direction.

CG and the plural memory gate electrodes MG which extend the lower part of the fin FA, a p-type well PW1 is formed
in Y direction (the direction orthogonal to X direction) are 45 which is a semiconductor region of p-type. disposed. So as to sandwich the control gate electrode CG the fin FA is formed inside the p-type well PW1. The plural
and the memory gate electrode MG, a drain region MD is fins FA are formed inside the p-type well PW1 alt and the memory gate electrode MG, a drain region MD is fins FA are formed inside the p-type well PW1 although they formed on the side of the control gate electrode CG, and a are not illustrated. source region MS is formed on the side of the memory gate The control gate electrode CG is formed over a main electrode MG. The drain region MD and the source region 50 surface FAa and side surfaces FAs of the fin FA throu electrode MG. The drain region MD and the source region 50 MS are semiconductor regions of n-type formed in the inside of the fin FA. The drain region MD is formed between the two control gate electrodes CG which are adjacent to each other in X direction, and the source region MS is formed insulating film Glm. The control gate electrode CG and the between the two memory gate electrodes MG which are 55 memory gate electrode MG are electrically separated between the two memory gate electrodes MG which are 55 memory gate electrode MG are electrically separated from adjacent to each other in X direction. The memory cell MC each other by the gate insulating film GIm. An insul adjacent to each other in X direction. The memory cell MC each other by the gate insulating film GIm. An insulating includes the control gate electrodes CG, the memory gate film different from the gate insulating film GIm includes the control gate electrodes CG, the memory gate film different from the gate insulating film GIm may be electrode MG, the drain region MD, and the source region imposed between the control gate electrode CG and th electrode MG, the drain region MD, and the source region imposed between the control gate electrode CG and the MS. The memory cell MC includes a control transistor CT memory gate electrode MG for electrical separation. that includes the control gate electrodes CG, and a memory 60 Here, the gate insulating film GIt is a thermal oxidation transistor MT that is coupled with the control transistor CT film (silicon oxide film) formed by therm transistor MT that is coupled with the control transistor CT and includes the memory gate electrode MG. The memory and includes the memory gate electrode MG. The memory main surface FAa and the side surfaces FAs of the fin FA cell MC is a sprit gate type cell (a sprit gate type memory which is the protruded section of the semiconductor cell MC is a sprit gate type cell (a sprit gate type memory which is the protruded section of the semiconductor sub-
strate 1 formed of silicon, and the film thickness thereof is

other in X direction, the drain region MD or the source insulating film IF1 which is formed of a thermal oxidation region MS is shared. The two memory cells MC which share film (silicon oxide film) formed by thermal oxidat

there is also a case hatching is given even in plan view in the drain region MD are mirror-symmetric to each other in order to facilitate understanding of the drawing. X direction with respect to the drain region MD, and t X direction with respect to the drain region MD, and the two memory cells MC which share the source region MS are Embodiment mirror-symmetric to each other in X direction with respect
5 to the source region MS. to the source region MS.

< Device Structure of Semiconductor Device > In each fin FA , the plural memory cells MC are formed in FIG. 1 is a plan view of an essential part of a semicon-
direction, the drain region MD of the plural memory cells
ductor device in the present embodiment. As shown in FIG. MC arrayed in X direction is coupled with a sourc formed of a metal wire MW extending in X-direction through a plug electrode PG which is formed inside a contact

orthogonal to the main surface $1a$. The fin FA has an optional MG.
As shown in FIG. 1, in the memory cell section A, plural 25 short side direction. Also, the direction along which the fin

ds in X-direction.

Over the plural fins FA, the plural control gate electrodes fins FA are separated by the element separation film STM. In Over the plural fins FA, the plural control gate electrodes fins FA are separated by the element separation film STM. In CG and the plural memory gate electrodes MG which extend the lower part of the fin FA, a p-type well

> gate insulating film GIt, and the memory gate electrode MG is formed in a region adjacent to the control gate electrode CG in the long side direction of the fin FA through a gate

II).
In the two memory cells MC which are adjacent to each ϵ 65 2 nm. Also, the gate insulating film GIm is comprised of an In the two memory cells MC which are adjacent to each 65 2 nm. Also, the gate insulating film GIm is comprised of an other in X direction, the drain region MD or the source insulating film IF1 which is formed of a thermal film (silicon oxide film) formed by thermal oxidation of the

which is the protruded section of the semiconductor sub-
strate 1 formed of silicon and having the film thickness of 4 metal wirings MW are formed over the inter-layer insulating strate 1 formed of silicon and having the film thickness of 4 metal wirings MW are formed over the inter-layer insulating nm, an insulating film IF2 formed over the insulating film II , and the metal wirings MW are coupled IF1, and an insulating film IF3 formed over the insulating 5 silicide layers SC of the source region MS and the drain film IF2 is formed of a silicon region MD through the plug electrodes PG arranged inside film IF2. The insulating film IF2 is formed of a silicon nitride film which is an electric charge accumulation layer nitride film which is an electric charge accumulation layer the contact holes CNT which are formed in the inter-layer (electric charge accumulation section, electric charge accu-
insulating films IL2 and IL1. mulation region), and the insulating film IF3 is formed of a The memory cell MC includes the control gate electrodes silicon oxynitride film which covers the surface of the 10 CG, the memory gate electrode MG, the drain re silicon oxynitride film which covers the surface of the 10 CG, the memory gate electrode MG, the drain region MD, silicon nitride film. The silicon nitride film has the film and the source region MS. Also, the distance bet thickness of 7 nm, and the silicon oxynitride film has the film drain region MD and the source region MS of the long side thickness of 9 nm. In other words, the gate insulating film direction is equivalent to the channel l thickness of 9 nm. In other words, the gate insulating film direction is equivalent to the channel length of the memory
GIm has a laminated structure of the silicon oxide film, the cell MC, and a region where the control g GIm has a laminated structure of the silicon oxide film, the cell MC, and a region where the control gate electrode CG silicon nitride film, and the silicon oxynitride film, and the 15 or the memory gate electrode MG oppos film thickness thereof becomes 20 nm which is thicker than the main surface FAa and the side surfaces FAs of the fin FA the gate insulating film GIt below the control gate electrode in the short side direction is equivalen the gate insulating film GIt below the control gate electrode in the short side direction is equivalent to the channel width CG. The gate insulating film GIn may be a silicon oxide of the memory cell MC. Further, because t CG. The gate insulating film GIm may be a silicon oxide of the memory cell MC. Further, because the memory cell film, a silicon nitride film, a silicon oxynitride film, and a MC includes the control transistor CT and the m film, a silicon nitride film, a silicon oxynitride film, and a
laminated structure thereof. Also, as the gate insulating film 20 transistor MT, the length of the control gate electrodes CG
GIm, a laminated film may be used oxide film ($SiOx$), a silicon nitride film (SiN), an aluminum gate length of the control transistor CT, and the region where oxide film ($AIOx$), and a the control gate electrodes CG opposes (overlaps with) the silicon oxynitride film (SiON). For example, the gate insu-
lating film GIm may have a laminated structure of SiOx/ 25 the short side direction is equivalent to the channel width of lating film GIm may have a laminated structure of SiOx/ 25 the short side direction is equivalent to the channel width of SiON/HfOx/AlOx, AlOx/SiON/HfOx/AlOx, or SiON/SiOx/ the control transistor CT. Also, the length of th HfOx/AlOx, and so on from the semiconductor substrate 1 gate electrode MG over the main surface FAa of the fin FA side.

direction of the fin FA, the control gate electrode CG extends 30 along the main surface FAa and the opposing side surfaces surfaces FAs of the fin FA in the short side direction is
FAs of the fin FA through the gate insulating film GIt, and equivalent to the channel width of the memory FAs of the fin FA through the gate insulating film GIt, and equivalent to the channel width of the memory transistor extends over the element separation film STM which sur-
MT. rounds (sandwiches) the lower part of the fin FA. In a similar In the present embodiment, a main surface STMm of the manner, as shown in the memory cell section A3, in the short 35 element separation film STM of the memory manner, as shown in the memory cell section A3, in the short 35 side direction of the fin FA, the memory gate electrode MG side direction of the fin FA, the memory gate electrode MG is lower than a main surface STMc of the element separation extends along the main surface FAa and the opposing side film STM of the memory cell section A2. Theref extends along the main surface FAa and the opposing side film STM of the memory cell section A2. Therefore, even surfaces FAs of the fin FA through the gate insulating film when the insulating films IF2, IF3 are interposed surfaces FAs of the fin FA through the gate insulating film when the insulating films IF2, IF3 are interposed between GIm, and extends over the element separation film STM the element separation film STM and the memory gat which surrounds (sandwiches) the fin FA. In the extending 40 electrode MG, the height of the fin contributing to the direction of the memory gate electrode MG, between the ON-current of the memory transistor MT can be brou direction of the memory gate electrode MG, between the ON-current of the memory transistor MT can be brought element separation film STM and the memory gate electrode close to the height of the fin contributing to the ON-c element separation film STM and the memory gate electrode close to the height of the fin contributing to the ON-current MG, the insulating film IF2 and the insulating film IF3 are of the control transistor CT. Accordingly,

surface of the memory gate electrode MG, the main surface improved. Here, the fact that the main surface STMm is
of the control gate electrode CG is covered with an insulat-
lower than the main surface STMc means that the of the control gate electrode CG is covered with an insulat-
ing film 9, and a silicide layer is not formed. Also, a source thickness of the element separation film STM of a region region MS and a drain region MD are arranged outside the (portion) overlapping with the memory gate electrode MG
control gate electrode CG and the memory gate electrode 50 relative to the main surface 1a of the semiconduct control gate electrode CG and the memory gate electrode 50 relative to the main surface $1a$ of the semiconductor sub-
MG so as to sandwich the control gate electrode CG and the strate 1 is thinner than the film thick MG so as to sandwich the control gate electrode CG and the strate 1 is thinner than the film thickness of a region memory gate electrode MG. The source region MS includes (portion) overlapping with the control gate electro conductor region SD1, and the drain region MD includes an element separation film STM of the memory cell section A3 n⁻-type semiconductor region EX2 and an n⁺-type semicon- 55 is made lower than the main surface STMc o n⁻-type semiconductor region EX2 and an n⁺-type semicon- 55 ductor region SD2. In the short side direction and the height ductor region SD2. In the short side direction and the height separation film STM of the memory cell section $A2$ by a direction, the source region MS and the drain region MD are distance X, and that this distance X is ma direction, the source region MS and the drain region MD are distance X, and that this distance X is made equal to or formed over the entire region of the fin FA exposed from the greater than a film thickness D of the gate formed over the entire region of the fin FA exposed from the greater than a film thickness D of the gate insulating film element separation film STM. Over the surface of the GIM. The height of the fin contributing to the O n^+ -type semiconductor regions SD1 and SD2 of the source 60 region MS and the drain region MD also, the silicide layer region MS and the drain region MD also, the silicide layer than the height of the fin contributing to the ON-current of the SC is formed. an n^- -type semiconductor region EX1 and an n^+ -type semi-

the memory gate electrode MG, a side wall spacer (side wall, side wall insulating film) SW and an inter-layer insulating 65 side wall insulating film) SW and an inter-layer insulating 65 improved. Here, the height of the fin contributing to the film IL1 are formed, and an inter-layer insulating film IL2 is ON-current means a range where the mem film IL1 are formed, and an inter-layer insulating film IL2 is ON-current means a range where the memory gate electrode formed over the inter-layer insulating film IL1 so as to cover MG or the control gate electrode CG ov

8

main surface FAa and the side surfaces FAs of the fin FA the control gate electrodes CG, the memory gate electrode which is the protruded section of the semiconductor sub-
MG, the source region MS, and the drain region MD. film IL2, and the metal wirings MW are coupled with the silicide layers SC of the source region MS and the drain

over the main surface FAa of the fin FA is equivalent to the the control gate electrodes CG opposes (overlaps with) the main surface FAa and the side surfaces FAs of the fin FA in simulate to the gate length of the memory transistor MT,
As shown in the memory cell section A2, in the short side and the region where the memory gate electrodes MG
rection of the fin FA, the control gate electrode CG ext

interposed. The memory transistor MT can be increased, and the reading
Although a silicide layer SC is formed over the main 45 characteristics and the writing characteristics can be
surface of the memory gate electrode MG,

(portion) overlapping with the control gate electrode CG.
Further, it is preferable that the main surface STMm of the
element separation film STM of the memory cell section A3 GIm. The height of the fin contributing to the ON-current of the memory transistor MT can be made equal to or greater SCC is formed.

SCC is formed.

SCC is formed transistor CT. Therefore, the ON-current of the Over the side wall of the control gate electrode CG and

memory transistor MT can be increased, and the reading memory transistor MT can be increased, and the reading characteristics and the writing characteristics can be MG or the control gate electrode CG overlaps with the side

surfaces STMc and STMm of the element separation film the side walls of the mask film 4. The width of the hard mask film S becomes 10-40 nm. After forming the hard mask film STM and the fin FA contact each other for example. Further, $\frac{5}{5}$, the mask film 4 is removed.
the film thickness D of the gate insulating film GIm means $\frac{5}{5}$ FIG. 5 is a drawing for explaining a forming step (st IF3, and it is preferable that the insulating film IF1 is made The insulating films 3 and 2 as well as the semiconductor the film thickness over the main surface FA a or the side substrate 1 are subjected to anisotropic d surface FAs of the fin FA, and that the insulating films IF2 hard mask film 5 as a mask, and the insulating films 3 and and IF3 are made the film thickness over the main surface $10-2$ as well as the fin FA are formed whi

separation film STM of the memory cell section A3 is from the hard mask film 5 by 100-250 nm, the fin FA having lowered than the main surface STM of the element sepa-
the height of 100-250 nm from the main surface 1a of t ration film STM of the memory cell section $A2$, a fin height 15 Hm of the memory cell section $A3$ is higher (greater) than Hm of the memory cell section A3 is higher (greater) than course that a width WA of the fin FA of the memory cell a fin height Hc of the memory cell section A2. Further, the section A is equal to a width WB of the fin FB o a fin height Hc of the memory cell section A2. Further, the section A is equal to a width WB of the fin FB of a logic difference of the fin height Hm of the memory cell section B. Here, the width of the fin FA is the lengt difference of the fin height Hm of the memory cell section section B. Here, the width of the fin FA is the length in the A3 and the fin height Hc of the memory cell section A2 direction the control gate electrode CG descri A3 and the fin height Hc of the memory cell section A2 direction the control gate electrode CG described above
becomes equal to or greater than the film thickness D of the 20 crosses. After forming the fin FA, the hard mas becomes equal to or greater than the film thickness D of the 20 crosses. After forming the fin FA, the hard mask film 5 is gate insulating film GIm. Here, the fin height Hm is the removed. distance from the main surface STMm of the element
separation Separation film STM of the memory cell section A3 to the
main STM will be explained.
main surface FAa of the fin FA, and the fin height Hc is the
distance from distance from the main surface STMc of the element sepa- 25 ration film STM of the memory cell section A2 to the main

lowered than the main surface STMc of the element sepa- 30 an insulating film 6 having a flat main surface 6*a* is formed ration film STM of the memory cell section A2, the film over the main surface 1*a* of the semicon thickness of the element separation film STM over the main After forming the insulating film 6 , the insulating films 3 and surface $1a$ of the semiconductor substrate 1 below the 2 are removed. It is also possible surface $1a$ of the semiconductor substrate 1 below the 2 are removed. It is also possible to remove the insulating memory gate electrode MG is thinner than that below the film 3 only.

an essential part during a forming step of the semiconductor 40 device of the present embodiment.

FIG. 3 is a drawing explaining a forming step (step S1) of main surface FAa of the fin FA. Thus, the forming step (step a mask film 4 for determining the region for forming the fin 45 S4) of the element separation film STM

Over the semiconductor substrate 1, insulating films 2 and cell MC will be explained. In FIG. 8-FIG. 17, the memory 3 are stacked. The semiconductor substrate 1 is formed of a cell sections A1, A2, and A3 are shown similar mono-crystalline silicon of p-type having the specific resis-
As shown in FIG. 8, in the memory cell sections A1, A2,
tance of approximately 1-10 Qcm, and so on for example. 50 and A3, the fin FA is provided. In the memory The insulating film 2 is formed of a silicon oxide film, and A2 and A3, the initial width WA of the fin FA and the initial the film thickness thereof is approximately 2-10 nm. The height HA of the fin FA are approximately insulating film 3 is formed of a silicon oxynitride film, and
the forming step of the p-type well PW1 shown in FIG.
the film thickness thereof is approximately 20-100 nm. Next,
2 is executed after the forming step (step 4) an amorphous silicon film is stacked over the insulating film 55 separation film STM shown in FIG. 7 and before the step 5 3 and is thereafter patterned into a desired shape, and described below. thereby the mask film 4 formed of the amorphous silicon FIG. 9 shows a forming step (step S5) of an insulating film film is formed. The film thickness of the mask film 4 is made 7, a conductor film 8, and the insulating f film is formed. The film thickness of the mask film $\bf{4}$ is made $\bf{7}$, a conductor film $\bf{8}$, and the insulating film $\bf{9}$. First, the 20-200 nm. Because the fin FA or FB is formed at both ends insulating film of the mask film 4, the interval of the neighboring fins FA 60 side surfaces FAs of the fin FA. With respect to the insulating can be determined by the width of the mask film 4. film 7, the main surface FAs and the side su can be determined by the width of the mask film $\overline{4}$.
FIG. 4 is a drawing explaining a forming step (step S2) of

10-40 nm is stacked over the semiconductor substrate 1 so 65 of the fin FA is stacked over the insulating film 7, the as to cover the upper surface and the side surfaces of the conductor film 8 is subjected to CMP treat mask film 4, the silicon oxide film is subjected to anisotropic the conductor film 8 having a flat main surface is formed.

wall FAs of the fin FA. Here, it is preferable that the main dry etching, and thereby the hard mask film 5 is formed over surfaces STMc and STMm of the element separation film the side walls of the mask film 4. The width o film 5 becomes 10-40 nm. After forming the hard mask film 5 , the mask film 4 is removed.

substrate 1 are subjected to anisotropic dry etching using the and IF3 are made the film thickness over the main surface $10\,2$ as well as the fin FA are formed which have a shape equal FA a of the fin FA or over the element separation film STM. to that of the hard mask film 5 in pl FA? of the fin FA or over the element separation film STM. to that of the hard mask film 5 in plan view. Also, by cutting Also, because the main surface STMm of the element down the semiconductor substrate 1 of a region ex the height of 100-250 nm from the main surface $1a$ of the semiconductor substrate 1 can be formed. It is a matter of

to entirely embed the fin FA and the insulating films 2 and surface FAa of the fin FA. 3, this insulating film is subjected to CMP (Chemical Also, because the main surface STMm of the element Mechanical Polishing) treatment, and the main surface of Also, because the main surface STMm of the element Mechanical Polishing) treatment, and the main surface of separation film STM of the memory cell section A3 is the insulating film 3 is exposed. Thus, as shown in FIG. 6,

control gate electrode CG. $\frac{35}{20}$ Next, as shown in FIG. 7, the insulating film 6 is subjected Further, the p-type wells PW1 and PW2 shown in FIG. 2 to etching treatment, the main surface 6*a* of the insulating Further, the p-type wells PW1 and PW2 shown in FIG. 2 to etching treatment, the main surface 6a of the insulating are omitted in FIG. 3-FIG. 17. e omitted in FIG. 3-FIG. 17.

Manufacturing Step of Semiconductor Device> film 6 is retracted (lowered) in the height direction, and a

part of the side surfaces and the main surface of the fin FA < Manufacturing Step of Semiconductor Device > part of the side surfaces and the main surface of the fin FA are exposed. Thus, the element separation film STM is formed in the lower part of the fin FA of the memory cell wice of the present embodiment.
First, the manufacturing step of the fin FA of the memory section A is the distance from a main surface (upper surface, FIG. 3 is a drawing explained.
FIG. 3 is a drawing explaining a forming step (step S1) of main surface FAa of the fin FA. Thus, the forming step (step step (step

FA. Next, in FIG. 8-FIG. 17, manufacturing of the memory
Over the semiconductor substrate 1, insulating films 2 and cell MC will be explained. In FIG. 8-FIG. 17, the memory

insulating film 7 is formed over the main surface FAa and the side surfaces FAs of the fin FA. With respect to the insulating FIG. 4 is a drawing explaining a forming step (step S2) of fin FA are thermally oxidized, and a silicon oxide film of a hard mask film 5 for forming the fin FA. hard mask film 5 for forming the fin FA.
After a silicon oxide film having the film thickness of having the film thickness equal to or greater than the height having the film thickness equal to or greater than the height Then, the insulating film 9 is stacked over the main surface surfaces of the control gate electrode CG and the gate of the conductor film 8. The conductor film 8 is formed of insulating film GIt are covered with the insula formed of a silicon nitride film. Also, In the CMP step of the formed by the CVD method or thermal oxidation. The conductor film $\bf{8}$, it is important that the conductor film $\bf{8}$ s insulating film 13 is formed of a

of a resist film PR1 is selectively formed. The resist film PR1 silicon nitride film, it is necessary to stack the insulating film has a pattern of covering the forming region of the control 10 11 by approximately 16 nm fo has a pattern of covering the forming region of the control 10 11 by approximately 16 nm for example considering a gate electrode CG and exposing the region other than that in portion of the film thickness of the insulatin gate electrode CG and exposing the region other than that in portion of the film thickness of the insulating film 13.
the memory cell section A. The insulating film 9 and the FIG. 14 shows a step of a part of a forming ste conductor film 8 are subjected to dry etching treatment, the insulating film 9 and the conductor film 8 of the region exposed from the resist film PR1 are removed, and thereby 15 the control gate electrode CG is formed. The insulating film 7 is worked in the dry etching treatment or the cleaning step to or greater than the height of the laminated body the thereafter, and thereby the gate insulating film GIt is formed control gate electrode CG and the insulat thereafter, and thereby the gate insulating film GIt is formed control gate electrode CG and the insulating film 9 and the below the control gate electrode CG. Also, in the memory height of the fin FA of the memory cell se cell section A3, the insulating film 9, the conductor film 8, 20 Next, by subjecting the conductor film 14 to anisotropic dry and the insulating film 7 are removed, and the main surface etching, the memory gate electrod and the insulating film 7 are removed, and the main surface etching, the memory gate electrode MG and a spacer SP are
FAa and the side surfaces FAs of the fin FA are exposed. formed over the side surfaces of the control ga FAa and the side surfaces FAs of the fin FA are exposed. formed over the side surfaces of the control gate electrode Further, the resist film PR1 is removed after patterning the CG and the insulating film 9 through the ins insulating film 9, or after patterning the insulating film 9 and 11, and 13. Further, although the spacer SP has a structure the conductor film 8.

FIG. 11 and FIG. 12 show a retracting step (step S7) of the is removed in the step described below, the name different element separation film STM. As shown in FIG. 11 and FIG. from the memory gate electrode MG is given. 12, a region sandwiched by adjacent control gate electrodes FIG. 15 shows a step (step S10) for removing the spacer CG is covered with a mask film formed of a resist film PR2. SP and forming the gate insulating film GIm. F However, the region described above sandwiched by the 30 adjacent control gates CG where the memory gate electrode (not illustrated) covering the memory gate electrode MG and MG is scheduled to be formed is exposed from the resist film exposing the spacer SP and by wet etching t MG is scheduled to be formed is exposed from the resist film exposing the spacer SP and by wet etching treatment for PR2. Also, the element separation film STM exposed from example. Next, the insulating films 13, 11 and 10 PR2. Also, the element separation film STM exposed from example. Next, the insulating films 13, 11 and 10 of the the resist film PR2 is etched using the resist film PR2 as an region exposed from the memory gate electrode M etching mask, and the main surface STMa thereof is 35 retracted (lowered) to the inward direction of the semiconretracted (lowered) to the inward direction of the semicon-
ductor substrate 1. In FIG. 12, hatching is given to the region the memory gate electrode MG (namely between the ductor substrate 1. In FIG. 12, hatching is given to the region the memory gate electrode MG (namely between the retracting by etching. In other words, the element separation memory gate electrode MG and the fin FA), and t films STM of the region exposed from the resist film PR2, insulating film GIm comprised of the insulating films IF3, between the adjacent fins FA, and between the adjacent 40 IF2 and IF1 is formed. As shown in FIG. 15, the control gate electrodes CG retract. For this etching, it is insulating film GIm is formed along the main surface FAa
preferable to use wet etching by hydrofluoric acid (HF) or and the side surfaces FAs of the fin FA. Furth preferable to use wet etching by hydrofluoric acid (HF) or and the side surfaces FAs of the fin FA. Further, the buffered hydrofluoric acid (BHF) for example, and scraping insulating films 11 and 13 out of the gate insulat buffered hydrofluoric acid (BHF) for example, and scraping insulating films 11 and 13 out of the gate insulating film GIm of the head part of the fin FA can be reduced. Also, in wet are formed also between the element sepa etching, it is preferable to use a laminated film of a BARC 45 and the memory gate electrode MG. Furthermore, the gate film and a resist film as a mask film. Because the adhesion insulating film GIm is formed also not only film and a resist film as a mask film. Because the adhesion property of the BARC film and the element separation film property of the BARC film and the element separation film main surface FAa of the fin FA and the memory gate STM of the bedding is high, the etching failure caused by electrode MG but also between the control gate electrod STM of the bedding is high, the etching failure caused by electrode MG but also between the control gate electrode peeling off of the mask film or bleeding out of the wet CG and the memory gate electrode MG. etching solution can be prevented. Further, for etching, dry 50 FIG. 16 shows a forming step (step S11) of the n⁻-type etching using a fluorine-based gas may be used. Here, it is semiconductor regions (impurities diff important to retract the surface of the STM of a portion
where the memory gate electrode MG is formed. Also, it is
formed inside the fin FA by introducing n-type impurities suitable that the retracting amount of the element separation such as arsenic (As) or phosphorus (P) for example into the film STM is made equal to or greater than the total film 55 fin FA by an ion injection method. The n film STM is made equal to or greater than the total film 55 thickness of the gate insulating film GIm.

10, 11, and 13. First, over the main surface FAa and the side memory gate electrode MG. In other words, because the surfaces FAs of the fin FA exposed from the control gate n-type impurities are injected to the main surfac surfaces FAs of the fin FA exposed from the control gate n-type impurities are injected to the main surface and the electrode CG, the insulating films 10, 11, and 13 are formed ω side surfaces of the fin FA exposed from sequentially. The insulating film 10 is a silicon oxide film electrode CG and the memory gate electrode MG, the formed by thermal oxidation of the main surface FAa and the n^- -type semiconductor regions EX1 and EX2 are formed by thermal oxidation of the main surface FAa and the n^- -type semiconductor regions EX1 and EX2 are formed on side surfaces FAs of the fin FA, and the film thickness both sides of the control gate electrode CG and thereof is 4 nm which is thicker than the film thickness of the gate electrode MG so as to sandwich the control gate gate insulating film GIt. Next, the insulating film 11 is 65 electrode CG and the memory gate electrode M gate insulating film GIt. Next, the insulating film 11 is 65 formed of a silicon nitride film formed by the CVD method, formed of a silicon nitride film formed by the CVD method, the impurities diffuse in the heat treatment after the ion and the film thickness thereof is made 7 nm. Here, the side injection, the n⁻-type semiconductor regio

remains over the main surface of the fin FA. for example, and the film thickness thereof is made 9 nm.
FIG. 10 shows a forming step (step S6) of the control gate Also, when the insulating film 13 is formed by oxidation of the surface of the insulating film 11 which is formed of a

13, a conductor film 14 formed of a polysilicon film (silicon film) for example is stacked. With respect to the conductor film 14 , the conductor film 14 having a film thickness equal the conductor film 8.

FIG. 11 and FIG. 12 show a retracting step (step S7) of the is removed in the step described below, the name different

> SP and forming the gate insulating film Glm. First, the spacer SP shown in FIG. 14 is removed using a resist film region exposed from the memory gate electrode MG are removed by wet etching treatment for example, the insulatare formed also between the element separation film STM and the memory gate electrode MG. Furthermore, the gate

ickness of the gate insulating film Glm.
FIG. 13 shows a forming step (step S8) of insulating films manner with respect to the control gate electrode CG and the manner with respect to the control gate electrode CG and the injection, the n⁻-type semiconductor region EX1 overlaps

with the memory gate electrode MG partly, and the n⁻-type insulating film IL2 may be improved by polishing the upper
semiconductor region EX2 overlaps with the control gate surface of the inter-layer insulating film IL2 semiconductor region EX2 overlaps with the control gate surface of the inter-layer insulating film IL2 by the CMP
electrode CG partly.
IL2.

FIG. 17 shows a forming step (step S12) of the side wall Next, the contact holes (openings, through holes) CNT are acer (side wall, side wall insulating film) SW, the n⁺-type 5 formed in the inter-layer insulating films spacer (side wall, side wall insulating film) SW, the n⁺-type 5
semiconductor regions (impurities diffusion layers) SD1 and semiconductor regions (impurities diffusion layers) SD1 and silicide layers SC formed over the surfaces of the source SD2, as well as the silicide layer SC. After an insulating film region MS and the drain region MD of the SD2, as well as the silicide layer SC. After an insulating film region MS and the drain region MD of the memory cell MC
formed of a silicon oxide film, or a silicon nitride film, or a are exposed from the contact holes CNT formed a silicon of a silicon of a silicon nitride film the contact holes CNT, as an electro-conduction represention of the Mext inside the contact hole CNT, as an electro-conduction substrate 1 so as to cover the main sur semiconductor substrate 1 so as to cover the main surface 10 FAa of the fin FA, the insulating film is subjected to FAa of the fin FA, the insulating film is subjected to electro-conductivity formed of tungsten (W) and the like is anisotropic dry etching. Thus, in the memory cell region A1, formed. The plug electrode PG has a laminated anisotropic dry etching. Thus, in the memory cell region A1, formed. The plug electrode PG has a laminated structure of side wall spacers SW are formed over the side walls of the a barrier conductor film (a titanium film, control gate electrode CG and the insulating film 9, and over film, or a laminated film of them for example) and a main
the side wall of the memory gate electrode MG. By the 15 conductor film (tungsten film) positioned ove the side wall of the memory gate electrode MG. By the 15 anisotropic dry etching described above, in the memory cell anisotropic dry etching described above, in the memory cell conductor film. The plug electrode PG is coupled with the sections A2 and A3, the insulating films for forming the side source region MS and the drain region MD o sections A2 and A3, the insulating films for forming the side
wall spacers SW are removed, and the insulating film 9 or
the memory gate electrode MG is exposed.
Next, the metal wiring MW is formed over the inter-layer
Next

injection method using the control gate electrode CG, the a tantalum film, or a tantalum nitride film, and so on for memory gate electrode MG, and the side wall spacer SW as example) and a main conductor film (copper film) memory gate electrode MG, and the side wall spacer SW as example) and a main conductor film (copper film) formed a mask (a mask for preventing ion injection), the n⁺-type over the barrier conductor film. In FIG. 2, in or a mask (a mask for preventing ion injection), the n⁺-type over the barrier conductor film. In FIG. 2, in order to semiconductor regions SD1 and SD2 are formed. 25 simplify the drawing, the metal wiring MW is shown

source region MS of the memory cell MC is formed by the tor film. Further, the same applies to the plug electrode PG
n⁻-type semiconductor region EX1 and the n⁺-type semi-also. n⁻-type semiconductor region EX1 and the n⁺-type semi-
conductor region SD1 having an impurities concentration By the steps described above, the semiconductor device higher than that of the n⁻-type semiconductor region EX1, 30 of the present embodiment is completed.
and an n-type semiconductor region functioning as the drain According to the manufacturing method described above,
regi region SD2 having an impurities concentration higher than gate electrode MG is formed before forming the gate insu-
that of the n⁻-type semiconductor region EX2. 35 lating film GIm of the memory transistor MT. Therefore,

of the memory gate electrode MG, the source region MS, gate electrode MG, the height of a fin contributing to the and the drain region MD. It is preferable that the silicide ON-current of the memory transistor MT can be br and the drain region MD. It is preferable that the silicide
layer SC is formed of a cobalt silicide layer (when the metal close to the height of a fin contributing to the ON-current of
film is a cobalt film), a nickel sili

Next, a forming step (step S13) of the inter-layer insu-45 the height of a fin contribution II and II 2, the plug electrode PG, and the control transistor CT. lating films IL1 and IL2, the plug electrode PG, and the control transistor CT.

metal wiring MW will be explained. First, the inter-layer Although the invention achieved by the present inventors

insulating film IL1 is fo ductor substrate 1. The inter-layer insulating film IL1 is ment, it is needless to mention that the present invention is comprised of a single body film of a silicon oxide film, or a 50 not limited to the embodiment described above and various
laminated film of a silicon nitride film and a silicon oxide alterations are possible within a scop laminated film of a silicon nitride film and a silicon oxide alterations are possible within a scope not deviating from the film that is formed over the silicon nitride film so as to be purposes thereof. thicker than the silicon nitride film, and so on, and can be What is claimed is:
formed by the CMP method and the like for example. Next, 1. A method for manufacturing a semiconductor device, the upper surface of the inter-layer insulating film IL1 is 55 comprising the steps of:
polished (polishing treatment) using the CMP method and (a) providing a semiconductor substrate that includes a polished (polishing treatment) using the CMP method and (a) providing a semiconductor substrate that includes a
the like, and respective upper surfaces of the control gate first main surface with the first main surface bei the like, and respective upper surfaces of the control gate electrode CG and the memory gate electrode MG are covered with an element separation film, and a first exposed as shown in FIG. 2. In other words, in this polishing projected section and a second projected section that exposed as shown in FIG. 2. In other words, in this polishing projected section and a second projected section that step, the insulating film 9 over the control gate electrode CG 60 protrude from the first main surface so and the silicide layer SC over the memory gate electrode
MG are exposed.
In plan view, and are adjacent to each other in a second
in plan view, and are adjacent to each other in a second

Next, the inter-layer insulating film IL2 is formed over the direction that is orthogonal to the first direction;
ter-layer insulating film IL1. With respect to the inter-layer (b) forming a first insulating film over the inter-layer insulating film IL1. With respect to the inter-layer (b) forming a first insulating film over the first insulating film IL2, a silicon oxide-based insulating film δ section and the second projected section; insulating film IL2, a silicon oxide-based insulating film 65 section and the second projected section;
mainly formed of silicon oxide for example can be (c) forming, over the first insulating film, a first control mainly formed of silicon oxide for example can be (c) forming, over the first insulating film, a first control
employed. The flatness of the upper surface of the inter-layer gate electrode and a second control gate electro employed. The flatness of the upper surface of the inter-layer

a barrier conductor film (a titanium film, a titanium nitride film, or a laminated film of them for example) and a main

miconductor regions SD1 and SD2 are formed.
Thus, an n-type semiconductor region functioning as the integrating the barrier conductor film and the main conducintegrating the barrier conductor film and the main conduc-

that of the n⁻-type semiconductor region EX2.
Next, the silicide layers SC are formed over the surfaces after forming the gate insulating film Glm and the memory
of the memory gate electrode MG, the source region MS, gat

film is a nickel film), or a nickel silicide layer added with
platinum alloy a nickel platinum alloy than the total film thickness of the gate insulating film GIm,
film).
Steps thereafter will be explained referring to FIG memory transistor MT can be made equal to or greater than the height of a fin contributing to the ON-current of the

has been explained above specifically based on the embodi-

- in plan view, and are adjacent to each other in a second direction that is orthogonal to the first direction;
-
-

15

adjacent to each other in the first direction;

(d) selectively etching a second main surface of the

element separation film of a region surrounded by the

first projected section, the second projected section, the

first

jected section, the second projected section, and the third main surface; and third main surface; and step (e) and the step (f), the step of:

(f) forming, over the second insulating film, a memory (g) forming a silicon oxynitride film

-
-

height of the first projected section of a portion where step (ϵ) and the step (ϵ), the step of :
the memory gate electrode crosses. ϵ (i) forming a silicon oxide film over the second insulating

25 (i) forming a silicon oxide film over the second insulating the memory gate electrode crosses . 3 . The method for manufacturing the semiconductor film by a CVD method . device according to claim 1 , * * * * *

cross the first projected section and the second pro-
jected section, extend in the second direction, and are
by etching the second main surface by equal to or jected section, extend in the second direction, and are by etching the second main surface by equal to or adjacent to each other in the first direction; preater than a portion of a film thickness of the second

that is lower than the second main surface in plan view, and forming a third main surface in a CVD method as the second insulating film over the first pro-

(e) forming a second insulating film over the first pro-

iected

(a) forming, over the second insulating film, a memory (g) forming a silicon oxynitride film over the surface of gate electrode that crosses the first projected section the second insulating film by oxidizing a surface of gate electrode that crosses the first projected section the second insulating film by oxidizing a surface of the and the second projected section, and extends in the second insulating film by a thermal oxidation method

and the second projected section, and extends in the second insulating film by a thermal oxidation method.
second direction, **6.** The method for manufacturing the semiconductor wherein the memory gate electrode is formed

The method for manufacturing the second control gate

2. The method for manufacturing the semiconductor

2. The method for manufacturing the semiconductor

device according to claim 1,

wherein, in the step (a), relative t

the first control gate electrode crosses is equal to a device according to claim 6, further comprising between the heat the first control gate electrode crosses is equal to a step (e) and the step (f), the step of: