

US009305126B2

# (12) **United States Patent**<br>Selvidge et al.

### (54) SWITCHING ACTIVITY REDUCTION (56) References Cited THROUGH RETIMING

- (71) Applicant: Mentor Graphics Corporation, Wilsonville, OR (US)
- (72) Inventors: Charles W. Selvidge, Wellesley, MA (US); Sanjay Gupta, Noida (IN); OTHER PUBLICATIONS Praveen Shukla, Noida (IN); Saurabh<br>Gupta, Ghaziabad (IN); Jeffrey Evans,
- (73) Assignee: **Mentor Graphics Corporation**, by World Scientific Publishing, pp. 101-118.<br>Wilsonville, OR (US) S. Simon et al., "Retiming of Latches for Power Reduction of DSP
- (\*) Notice: Subject to any disclaimer, the term of this A. Ghosh et al., "Estimating of Average Switching Activity in Compatent is extended or adjusted under 35 binational and Sequential Circuits," 29th ACM/IEEE Design Aut U.S.C.  $154(b)$  by 0 days.
- (21) Appl. No.:  $14/222,404$  \* cited by examiner
- 

## (65) Prior Publication Data (57) ABSTRACT

- 
- 
- CPC ..... ... GO6F 17/5031 USPC .. 71.6/108 See application file for complete search history.

# (10) Patent No.: US 9,305,126 B2<br>(45) Date of Patent: Apr. 5, 2016

## $(45)$  Date of Patent:

### U.S. PATENT DOCUMENTS



J. Monteriro et al., "Retiming Sequential Circuits for Low Power", in Exeter (GB) "Low Power VLSI Design and Technology" Ed. By G.K. Yeap and F.N. Najm, Selected Topics in Electronics and Systems—vol. 6, 1996

> Designs", 1997 IEEE International Symposium on Circuits and Systems, Jun. 9-12, 1997, Hong Kong, pp. 2168-2170.

> binational and Sequential Circuits," 29th ACM/IEEE Design Automation Conference, 1992, paper 15.4.

(22) Filed: Mar. 21, 2014 Primary Examiner — Suresh Memula

Aspects of the invention relate to techniques for using retim US 2015/0269295 A1 Sep. 24, 2015 ing to reduce circuit switching activity. Switching activity (51) Int. Cl. **and COV** COV COV COVE 2006.01) Values at output ports of circuit elements of a circuit design are first computed based on switching activity values at input **GOVE 9/455** (2006.01) **and COVE COVE COVE COVE CO**  $G\ell 6F$  9/455 (2006.01) ports of the circuit elements and scaling factors associated  $G\ell 6F$  17/50 (2006.01) with the circuit elements. Based on the switching activity GOGF  $1/50$  (2006.01) with the circuit elements. Based on the switching activity  $H03K\,3/012$  (2006.01) values at the output ports of the circuit elements, one or more **HUSA 3/012** (2006.01) values at the output ports of the circuit elements, one or more (52) U.S. Cl. regions of the circuit design for retiming are identified **U.S. Cl.** regions of the circuit design for retiming are identified.<br>CPC ............ **GO6F 17/5031** (2013.01); **HO3K 3/012** Retiming location information is then determined for the one  $\frac{1}{36}$   $\frac{1}{3012}$  Retiming location information is then determined for the one (2013.01) or more regions. Finally, the identified one or more regions or more regions. Finally, the identified one or more regions (58) Field of Classification Search are then retimed to reduce switching activity based on the retiming location information.

#### 23 Claims, 10 Drawing Sheets





## FIG. 1











FIG. 4







FIG. 7





**FIG. 9** 



## SWITCHING ACTIVITY REDUCTION THROUGH RETIMING

#### FIELD OF THE INVENTION

The present invention relates to the field of circuit design technology. Various implementations of the invention may be particularly useful for reducing Switching activity and thus power consumption of a circuit design.

### BACKGROUND OF THE INVENTION

Low power consumption has become one of the most important features of current electronic systems. For popular consumer electronic applications such as mobile Smart 15 phones and tablets, low power consumption may be the tight est constraint in the design. Consequently, various techniques design have been developed. Many of these techniques and tools rely on changing the architecture or the technology of 20 the circuit. But once these architectural or technological improvements have been made, it is the switching of the logic that will affect the power consumption.

One cause of the switching activity is signal propagation activity can be caused by gate delays. The circuit 100 shown in the figure has a NOT gate 110 and an AND gate 120. The signal waveforms at nodes A, B and C are shown below. As can be seen from the waveforms, due to the delay of switching from high to low by the output of the NOT gate 110, the AND 30 gate 120 outputs an unwanted pulse. In addition to the gate delay, wires can also cause a propagation delay. Wires have an approximate propagation delay of 1 ns for every 6 inches (15 cm) of length, while logic gates can have propagation delays ranging from more than 10 ns down to the picosecond range, 35 depending on the technology being used. delays. FIG. 1 illustrates an example about how the switching 25

The Switching activity can be propagated and accumulated in a circuit, causing high cumulative Switching activity in a portion of a circuit. Each node in the portion of the circuit has a Switching activity value. The Sum of the Switching activity 40 values for all of the nodes gives rise to a cumulative switching activity value, which can be extremely high. FIG. 2 illustrates an XOR tree commonly used in arithmetic operations such as addition and multiplication. The XOR tree 200 is formed by a plurality of three-input XOR gates. For a three-input XOR 45 gate, the output is 0 if the initial state of the input signal is 101. On a given clock edge, the input signal changes to 010 and then the output of the XOR gate should switch to 1. Suppose, however, signals for the three input ports of the XOR gate arrive at different times under a sequence of "101-111-011- 50" 010". The output will go through a sequence of "0-1-0-1". Two unwanted transitions are thus caused by the delay. The unwanted transitions and propagation delays can cause more unwanted transitions at the output ports of the downstream XOR gates. The more stages of the XOR tree, the more 55 unwanted transitions. Thus, a big and deep XOR tree can have a cumulative Switching activity value close to a million.

Retiming has been proposed in some research papers as a technique to minimize the Switching activity caused by the propagation delay. The technique is based on the observation 60 that the output of a circuit state element Such as a flip flop and a latch has fewer transitions than the input of the circuit state element. In particular, unwanted transitions can be blocked. To determine where to reposition circuit state elements, those research papers discuss employing some models to estimate 65 average switching activity. While reasonably accurate, these models require significant computing resources and may not

be feasible for applications to current large circuit designs. More efficient techniques are desirable.

### BRIEF SUMMARY OF THE INVENTION

10 computed based on Switching activity values at input ports of Aspects of the invention relate to techniques for using retiming to reduce circuit switching activity. With various embodiments of the invention, Switching activity values at output ports of circuit elements of a circuit design are first the circuit elements and scaling factors associated with the circuit elements. The scaling factors represent effects of signal changes at the input ports on signal changes at the output ports. For circuit elements like logic gates, the scaling factor may be derived based on the logic gate types and the number of the input ports. The computation of Switching activity values comprises calculating weighted sums of the switching activity values at the input ports of each of the circuit elements using the scaling factors as relative weights.

To account for a linearization effect, an upper threshold value derived based on signal propagation delay and slew rate may be assigned to the Switching activity value at the output port of a circuit element if the weighted sum of the switching activity values at the input ports of the circuit element is greater than the upper threshold value.

To account for or model for potential worst case condition/ scenario, a switching activity value at one of the input ports of a circuit element may be assigned to the switching activity value at the output port of the circuit element if the weighted sum of the switching activity values at the input ports of the circuit element is less than the Switching activity value at the one of the input ports.

Based on the switching activity values at the output ports of the circuit design for retiming are identified. The identification processes may comprise deriving cumulative switching activity values for regions in the circuit design. The cumulative switching activity value of a region is the sum of all switching activity values in the region.

Next, retiming location information for the one or more regions is determined based on the Switching activity values at the output ports of the circuit elements. The retiming loca tion information comprises information of one or more circuit<br>nodes for placing circuit state elements to reduce switching activity in each of the one or more regions. The retiming location information may comprise information of switching activity relaxing point nodes determined based on the cumulative switching activity values.

Finally, the identified one or more regions may be retimed based on the retiming location information. The operation of retiming comprises repositioning existing circuit state ele ments such as flip flops and latches. Additionally, the opera tion of retiming may comprise adding circuit state elements triggered at a clock edge inverse to that at which the existing circuit state elements are triggered (i.e., inverse-edge-triggered circuit state elements).<br>Certain inventive aspects are set out in the accompanying

independent and dependent claims. Features from the dependent claims may be combined with features of the indepen dent claims and with features of other dependent claims as appropriate and not merely as explicitly set out in the claims.

Certain objects and advantages of various inventive aspects have been described herein above. Of course, it is to be understood that not necessarily all such objects or advantages may be achieved in accordance with any particular embodi ment of the invention. Thus, for example, those skilled in the art will recognize that the invention may be embodied or  $\overline{\mathbf{S}}$ 

15

30

carried out in a manner that achieves or optimizes one advan tage or group of advantages as taught herein without neces sarily achieving other objects or advantages as may be taught or suggested herein.

#### BRIEF DESCRIPTION OF THE DRAWINGS

FIG. 1 illustrates an example about how gate delays can lead to switching activity.

FIG. 2 illustrates an XOR tree commonly used in arith- 10 metic operations such as addition and multiplication.

FIG. 3 shows an illustrative example of such a program mable computer system.

FIG. 4 illustrates an example of a retiming tool according to various embodiments of the invention.

FIG. 5 illustrates a flowchart showing a process of retiming to reduce switching activity that may be implemented according to various examples of the invention.

FIG. 6 illustrates an example of a ten-level XOR tree.

FIG. 7 illustrates a region with high switching activity in a 20 circuit design.

FIG. 8 illustrates an example of retiming the region 700 to improve circuit speed (prior art).

FIG. 9 illustrates an example of retiming the region 700 to reduce Switching activity according to various embodiments 25 of the invention.

FIG. 10 illustrates an example of repositioning and adding circuit state elements according to various embodiments of the invention.

#### DETAILED DESCRIPTION OF THE INVENTION

#### General Considerations

Various aspects of the present invention relate to tech niques for using retiming to reduce circuit Switching activity. 35 In the following description, numerous details are set forth for the purpose of explanation. However, one of ordinary skill in the art will realize that the invention may be practiced without the use of these specific details. In other instances, well known features have not been described in details to avoid 40 obscuring the present invention.

Some of the techniques described herein can be imple mented in software instructions stored on a computer-read-<br>able medium, software instructions executed on a computer, able medium, software instructions executed on a computer, or some combination of both. Some of the disclosed techniques, for example, can be implemented as part of an elec tronic design automation (EDA) tool. Such methods can be executed on a single computer or on networked computers.

Although the operations of the disclosed methods are described in a particular sequential order for convement pre- 50 sentation, it should be understood that this manner of descrip tion encompasses rearrangements, unless a particular order ing is required by specific language set forth below. For example, operations described sequentially may in some cases be rearranged or performed concurrently. Moreover, for 55 the sake of simplicity, the disclosed flow charts and block diagrams typically do not show the various ways in which particular methods can be used in conjunction with other methods. Additionally, the detailed description sometimes uses terms like "compute' and "identify" to describe the 60 disclosed methods. Such terms are high-level abstractions of the actual operations that are performed. The actual operations that correspond to these terms will vary depending on the particular implementation and are readily discernible by one of ordinary skill in the art. 65

Also, as used herein, the term "design' is intended to encompass data describing an entire integrated circuit device.

This term also is intended to encompass a smaller group of data describing one or more components of an entire device, however, such as a portion of an integrated circuit device. Still further, the term "design" also is intended to encompass data describing more than one microdevice. Such as data to be used

to form multiple microdevices on a single wafer. Illustrative Operating Environment

The execution of various electronic design automation pro cesses according to embodiments of the invention may be implemented using computer-executable software instructions executed by one or more programmable computing devices. Because these embodiments of the invention may be implemented using software instructions, the components and operation of a generic programmable computer system on which various embodiments of the invention may be employed will first be described.

FIG. 3 shows an illustrative example of such a program mable computer system (a computing device 301). As seen in this figure, the computing device 301 includes a computing unit 303 with a processing unit 305 and a system memory 307. The processing unit 305 may be any type of program mable electronic device for executing software instructions, but will conventionally be a microprocessor. The system memory 307 may include both a read-only memory (ROM) 309 and a random access memory (RAM) 311. As will be appreciated by those of ordinary skill in the art, both the read-only memory (ROM) 309 and the random access memory (RAM) 311 may store software instructions for execution by the processing unit 305.

The processing unit 305 and the system memory 307 are connected, either directly or indirectly, through a bus 313 or alternate communication structure, to one or more peripheral devices. For example, the processing unit 305 or the system memory 307 may be directly or indirectly connected to one or more additional memory storage devices, such as a "hard' magnetic disk drive 315, a removable magnetic disk drive 317, an optical disk drive 319, or a flash memory card 321. The processing unit 305 and the system memory 307 also may be directly or indirectly connected to one or more input devices 323 and one or more output devices 325. The input devices 323 may include, for example, a keyboard, a pointing device (such as a mouse, touchpad, stylus, trackball, or joy-<br>stick), a scanner, a camera, and a microphone. The output devices 325 may include, for example, a monitor display, a printer and speakers. With various examples of the computer 301, one or more of the peripheral devices 315-325 may be internally housed with the computing unit 303. Alternately, one or more of the peripheral devices 315-325 may be exter nal to the housing for the computing unit 303 and connected to the bus 313 through, for example, a Universal Serial Bus (USB) connection.

With some implementations, the computing unit 303 may be directly or indirectly connected to one or more network interfaces 327 for communicating with other devices making up a network. The network interface 327 translates data and control signals from the computing unit 303 into network messages according to one or more communication proto cols, such as the transmission control protocol (TCP) and the Internet protocol (IP). Also, the interface 327 may employ any suitable connection agent (or combination of agents) for connecting to a network, including, for example, a wireless transceiver, a modem, or an Ethernet connection. Such net work interfaces and protocols are well known in the art, and thus will not be discussed here in more detail.

It should be appreciated that the computer 301 is illustrated as an example only, and it is not intended to be limiting. Various embodiments of the invention may be implemented 10

using one or more computing devices that include the com ponents of the computer 301 illustrated in FIG. 3, which include only a subset of the components illustrated in FIG. 3, or which include an alternate combination of components, including components that are not shown in FIG. 3. For 5 example, various embodiments of the invention may be implemented using a multi-processor computer, a plurality of single and/or multiprocessor computers arranged into a net work, or some combination of both.

Retiming Tools and Methods

FIG. 4 illustrates an example of a retiming tool according to various embodiments of the invention. As seen in the figure, the retiming tool 400 includes three units: a switching activity computation unit 410, a retiming region identification unit 420 and a retiming location determination unit 430. 15 Some implementations of the retiming tool 400 may cooper ate with (or incorporate) one or more of, a retiming unit 440,

an input database 405 and an output database 435. activity computation unit 410 computes switching activity 20 values. Based on the Switching activity values, the retiming region identification unit 420 identifies one or more regions of the circuit design that have high Switching activity. The retim ing location determination unit 430 then determines retiming location information for the one or more regions based on the 25 switching activity values. Finally, the retiming unit 440 retimes the one or more identified regions based on the retim ing location information.

As previously noted, various examples of the invention may be implemented by a computing system, such as the 30 computing system illustrated in FIG. 3. Accordingly, one or more of the switching activity computation unit 410, the retiming region identification unit 420, the retiming location determination unit 430 and the retiming unit 440 may be implemented by executing programming instructions on one 35 or more processors in a computing system Such as the com puting system illustrated in FIG. 3. Correspondingly, some other embodiments of the invention may be implemented by software instructions, stored on a non-transitory computerreadable medium, for instructing one or more programmable 40 computers/computer systems to perform the functions of one or more of the switching activity computation unit 410, the retiming region identification unit 420, the retiming location determination unit 430 and the retiming unit 440. As used herein, the term "non-transitory computer-readable medium" 45 refers to computer-readable medium that are capable of stor ing data for future retrieval, and not propagating electro magnetic waves. The non-transitory computer-readable medium may be, for example, a magnetic storage device, an optical storage device, a "punched" surface type device, or a  $\,$  50  $\,$ solid state storage device.<br>It also should be appreciated that, while the switching

activity computation unit 410, the retiming region identification unit 420, the retiming location determination unit 430 and the retiming unit 440 are shown as separate units in FIG. 55 4, a single servant computer (or a single processor within a master computer) may be used to implement two or more of these units at different times, or components of two or more of these units at different times.

With various examples of the invention, the input database 60 405 and the output database 435 may be implemented using any suitable computer readable storage device. That is, either of the input database 405 and the output database 435 may be implemented using any combination of computer readable storage devices including, for example, microcircuit memory devices such as read-write memory (RAM), read-only memory (ROM), electronically erasable and programmable 65 6

read-only memory (EEPROM) or flash memory microcircuit devices, CD-ROM disks, digital video disks (DVD), or other optical storage devices. The computer readable storage devices may also include magnetic cassettes, magnetic tapes, magnetic disks or other magnetic storage devices, punched media, holographic storage devices, or any other non-transi tory storage medium that can be used to store desired infor mation. While the input database 405 and the output database 435 are shown as separate units in FIG.4, a single data storage medium may be used to implement some or all of these databases.

FIG.5 illustrates a flowchart showing a process of retiming to reduce switching activity that may be implemented according to various examples of the invention. For ease of under standing, methods of retiming to reduce Switching activity that may be employed according to various embodiments of the invention will be described with reference to the retiming tool 400 illustrated in FIG. 4 and the flow chart 500 in FIG.S. It should be appreciated, however, that alternate implemen tations of a retiming tool may be used to perform the method of retiming to reduce Switching activity shown in the flow chart 500 according to various embodiments of the invention. In addition, it should be appreciated that implementations of the retiming tool 400 may be employed to implement meth ods of retiming to reduce Switching activity according to different embodiments of the invention other than the one illustrated by the flow chart 50 in FIG. 5.

Initially, in operation 510, the switching activity computa tion unit 410 computes Switching activity values at output ports of circuit elements of a circuit design based on switching activity values at input ports of the circuit elements and scaling factors associated with the circuit elements. As a starting point, the switching activity values at primary input ports may be set as 1. The Switching activity value at the output of a flip flop may also be set as 1 because the output changes only with respect to the clock.

Each circuit element is assigned one or more scaling fac tors representing the effect of signal changes at the input ports on signal changes at the output ports. The scaling factor may be derived based on the type of the circuit element and the number of the input ports. For a two-input XOR gate, for example, a value change (switching activity) at one input port will lead to a value change (switching activity) at the output port no matter whether the signal at the other input port is a logic 1 or 0. The scaling factor of the two-input XOR gate may thus be set as 1. On the other hand, a value change at one input port of a four-input AND gate will result in a value change at the output port of the AND gate only when all three other input ports are held to a logic value of 1. This represents one out of eight possible input value combinations. Accordingly, the scaling factor of the four-input AND gate may be set as  $\frac{1}{8}$ .

The switching activity value at the output port of a circuit element such as a logic gate may then be calculated by obtaining a weighted sum of the switching activity values at the input ports using the scaling factor as relative weight. Accord ingly, the two-input XOR gate has a Switching activity value at its output port of  $(X+Y)$ , while the four-input AND gate has a switching activity value of  $(\frac{1}{8} \cdot W + \frac{1}{8} \cdot X + \frac{1}{8} \cdot Y + \frac{1}{8} \cdot Z)$  at its output port. Here, W, X, Y and Z represent the input activity values.

With various implementations of the invention, an upper threshold value may be set for the switching activity value at the output of a circuit element. The upper threshold value is used to account for a linearization effect—the switching activity also depends on the wire length and slew rate for 0-1 and 1-0 transitions. This value can't be computed precisely but can be approximated as some linear function of the maxi 25

mum depth path to reach the signal starting at state elements or inputs. Given a bounded slew rate, there is a finite mini mum time for the signal to go up and then down. The switching activity value may be bounded by the time for the signal to reach a stable value divided by the average of rise and fall time. If a minimum delay is known for the fastest path to reach<br>the signal from an input or state element then the bound may be further improved to be (max delay-min delay)/Average up/down time OR (max delay-min delay) $*2$ /(up time+down time). 10

To account or model for potential worst case condition/ scenario, some embodiments of the invention may assign the Switching activity value of an input port of a circuit element to the switching activity value of an output port of the circuit element if the input port activity value exceeds the value 15 which would be computed for the output port using other means. For example, with low scaling factors, the weighted sum may be smaller than the switching activity values at one or more input ports of a circuit element. The circuit element may serve as a buffer for the input with the maximum switch ing activity value. Accordingly, the maximum switching activity value of any input, rather than the weighted sum, may<br>be used as the switching activity value at the output port.

The following is an example of a pseudo code for computing switching activity values:

// SA(u): denotes the Score Activity of a node 'u'.

 $//$  MaxDepth $(u)$ : Max Depth of the node 'u' in the design from the primary input/state element.

 $// MinDepth(u)$ : Min Depth of the node 'u' in the design from the primary input/state

element. constcTransitionsPerMFCDelay = 25; computeScoreActivityForANode (v)

 $\mathbf{r}$ 

outScore = 0:  $maxInScore = 0$ :  $maxDepth = -1$ ; minDepth=1000000;

 $\#$  Compute the activity by traversing all its fan-ins.

for each node 'u' such that there is any edge from u to v<br> $\{$  inScore = SA(u);

 $\#$  in ScaleFactor is the scaling factor of input node 'u'  $\frac{f}{f}$  for the corresponding node 'v'. outScore += inscore \* inscaleFactor: if (in Score > maxInScore)

8

#### -continued

```
₹
/* To Handle the non-linearity in the algorithm **/
\frac{1}{10} maxInScore models the fact that in the worse case even a LUT with \frac{1}{10} a low activity equation may be in a state that treats an input as
\# a buffer as long as this is true for some state of the other
\# inputs. So if the weighted sum of input scores is less than the
\theta maximum score on some input, model as if the LUT is in a state
\# that transmits all changes on this input. However, add a small
// decay term so that in a chain of low activity LUTs there is a // decrease in score.
maxInScore = maxInScore * 0.95;<br>Float64 depth_limit =
      cTransitionsPerMFCDelay * (maxDepth + 1.0 - (2.0*(minDepth+1.0)/3.0));/** For the Lineralization effect **/
if (outScore > depth_limit)
      outScore = depth_limit;
if (outScore > maxInScore) 
      maxInScore = outScore;
SA(v) = maxInScore;MaxDepth(v) = maxDepth+1;MinDepth(v) = minDepth+1;
```
30 35 the circuit design. The cumulative Switching activity value of 40 45 Based on the computed Switching activity values, in opera tion 520, the retiming region identification unit 420 identifies<br>one or more regions of the circuit design that have high switching activity. The identification processes may comprise deriving cumulative switching activity values for regions in a region is the Sum of all Switching activity values in the region. FIG. 6 illustrates an example of a ten-level XOR tree. Table 1 lists the switching activity value for each XOR gate at each level and the number of nodes at each level that may be derived by an algorithm similar to the pseudo code shown in operation 510. Using the data in Table 1, the cumulative switching activity value for the XOR tree is calculated to be  $2.86\times10^5$ . While this number may reflect the worst case scenario, it indicates that the Switching activity for this region is too high and that a significant amount of power may be consumed by the switching activity.





### -continued



minDepth = mdepth:

55 60 Using the cumulative switching activity values, the retiming region identification unit 420 then identifies one or more regions of the circuit design for retiming. For example, the retiming region identification unit 420 may select a cumula tive switching activity threshold to identify regions for retiming. Any regions in the circuit with cumulative switching activity values above the threshold will be selected to be processed by the following retiming operation. The threshold may be determined by heuristics.

65 unit 430 determines retiming location information for the one Next, in operation 530, the retiming location determination or more regions based on the Switching activity values at the output ports of the circuit elements. The retiming location

information comprises information of one or more circuit nodes for placing circuit state elements to reduce switching activity in each of the one or more regions.

A conventional operation of retiming comprises reposi tioning the circuit state elements such as flip flops and latches in a sequential circuit while maintaining its external func tional behavior. Retiming has been widely used to minimize the delay of the longest path, thus allowing the circuit to operate at higher clock speeds. This retiming application  $_{10}$ relies on the fact that delay varies linearly under retiming. Unfortunately, it is not so with Switching activity.

To reduce switching activity, circuit nodes for placing circuit state elements are determined differently by the retiming location determination unit 430. With some implementation of the invention, these circuit nodes are referred to as switch ing activity relaxing point nodes. The Switching activity relaxing point nodes are determined based on the cumulative switching activity values derived in the operation  $520$ . The  $_{20}$ following is an example of a pseudo code for determining switching activity relaxing point nodes:

```
ARCheck(G, TCA) For each node v 
      If (v is a PI)s(v) = 0;Else 
            s(v) = -infinity;
is ActivityRelaxPoint(v) = FALSE; 
ComputeRF(v, TCA); 
For I = 1 to n \text{/} n is the number of nodes.
Done = TRUE;For each node 'v'
      { i? calculate the maximum Required Flop values from all its 
fan-in<br>maxRF = max (RF(u)) from all u's such that there is an edge from u to v.
                  For each node 'u' such that there is any edge from u to v<br>
{<br>
\tan p = \max (s(u) - w(e));<br>
\tif (RF(v) > \max RF)\frac{1}{2} We need to pull one flor
                              tmp++;If (tmp > 1.0 & & v is a PO)
      return failure; // TCA cann't be achieved as sufficient flops are not
      present. 
If (\text{tmp} > s(v))<br>{<br>s(v) = \text{tmp}:
     done = FALSE; 
      If (done == TRUE) return success 
If (done == TRUE) \{<br> \* Activity Relax Points are identified where flop needs to be inserted so as to
achieve the target cumulative activity of the design**/<br>For each node 'v' in the circuit
      is ValuePropagated = FALSE;
      For each node 'u' such there is an edge from u to v { 
                  If ((s(u) - w(e)) == s(v))isValuePropagated = TRUE; 
                        break;
```
#### -continued

```
If (is ValuePropagated == FALSE) 
     \mathfrak{r}is Activity RelaxPoint(v) = TRUE; 
         ComputeRF(v, TCA) 
          { 
                      Activity = FCA(v);
    NumberFead = 0:
15 
    While (Activity >= TCA) 
    { 
         Activity = Activity/TCA: 
         NumFFReqd++;
    -3
    return NumFFReqd; 
                       ł
```
25 30 35 It should be noted that the algorithm shown above for determining switching activity relaxing point nodes is only one example. It is not intended to be limiting. Other methods for determining circuit nodes for placing circuit state ele ments may be implemented. For example, after determining the first switching activity relaxing point node, the switching activity values may be re-calculated by setting switching activity values at the output ports of the flip flops for the first switching activity relaxing point node as 1.

After the circuit nodes for placing circuit state elements are determined, the retiming unit 440 may, in operation 540, reposition the circuit state elements to or near these nodes.

40 45 trated. The region 700 comprises a 10-level XOR tree 710 50 700 is an OR chain 720 and two flip flops 730 and 740. FIGS. 7-9 uses an example to illustrate and compare the retiming for improving circuit speed and the retiming for reducing switching activity. In FIG. 7, a region of a circuit design with high switching activity (a region 700) is illus similar to the one shown in FIG. 6. As discussed previously, the cumulative switching activity value of the 10-level XOR tree alone may reach  $2.86 \times 10^5$ . Also included in the region

55 60 FIG. 8 illustrates an example of retiming the region 700 to improve circuit speed. To reduce the path delay, the flip flops 730 and 740 are repositioned at the  $20<sup>th</sup>$  level (10 levels of XOR gates+10 levels of OR gates) and the  $40^{th}$  level (20 levels of OR gates), respectively. In effect, the region is divided into three portions  $((710+810), 820,$  and  $830)$  with equal delay paths by the flip flops. This is because, as noted previously, delay varies linearly under retiming.

65 FIG. 9 illustrates an example of retiming the region 700 to reduce switching activity according to various embodiments of the invention. The cumulative switching activity values (FCA) and the Switching activity relaxing point nodes indi cated by RF are listed in Table 2:

45



The FCA value is obtained by using the equation:  $FCA(v)=$ switching activity value at  $v+3*FCA(v-1)$ . The  $RF(v)$  is obtained by using the algorithm shown above (the subroutine Compute $RF(v, TCA)$ , assuming the target cumulative switching activity value between neighboring flip flops (TCA) is 102. As Table 2 shows, the RF(v) changes values at the  $3^{rd}$  level and the  $7^{th}$  level. The switching activity relaxing point nodes may be set at these nodes. To make it symmetric, the flip flops are repositions at the  $3^{rd}$  and  $6^{th}$  levels, as illustrated in FIG. 9. After the retiming, the accumulative switch ing activity value for the whole region is 284, significantly smaller than  $2.86\times10^5$ . 10 15

In addition to repositioning circuit state elements, the  $20$ retiming unit 440 may also add inverse-edge-triggered circuit state elements if repositioning existing state elements is not sufficient to meet the target cumulative switching activity value. FIG. 10 illustrates an example of repositioning and adding circuit state elements according to various embodi ments of the invention. The circuit in FIG. 10 is the same as the circuit in FIG.9 except there is only one existing pipe-line flip flop 1010 for retiming. It is obvious from Table 2 that repositioning the existing flip flop 1010 cannot meet the target cumulative switching activity value of 102. If devices in the fan-out cone of this original flip flop are all triggered on the same clock edge as this pipe-line one, negative-edge-trig gered flip flops may be added after the repositioned flip flops. This addition will not change the functionality of the circuit design. In FIG. 10, the existing flip flop 1010 is repositioned at the  $3^{rd}$  level of the XOR tree and the negative-edge-triggered flip flop 1020 is added at the  $6<sup>th</sup>$  level of the XOR tree. 25 30

If devices in the fan-in cone of the pipe-line flip flop are triggered on the same clock edge as the pipe-line flip flop, the negative-edge-triggered flip flops may be added before the pipe-line flip flop. This addition will also not change the functionality of the circuit design. 40

#### **CONCLUSION**

While the invention has been described with respect to specific examples including presently preferred modes of carrying out the invention, those skilled in the art will appre ciate that there are numerous variations and permutations of the above described systems and techniques that fall within  $50$ the spirit and scope of the invention as set forth in the appended claims. For example, while specific terminology has been employed above to refer to electronic design auto mation processes, it should be appreciated that various examples of the invention may be implemented using any <sup>55</sup> desired combination of electronic design automation processes.

What is claimed is:

1. A method, executed by at least one processor of a com- 60 puter, comprising:

computing switching activity values at output ports of circuit elements of a circuit design based on switching activity values at input ports of the circuit elements and scaling factors associated with the circuit elements, the 65 scaling factors representing effects of signal changes at the input ports on signal changes at the output ports, the

computing comprising calculating weighted Sums of the switching activity values at the input ports of each of the circuit elements using the scaling factors as relative weights;

- identifying one or more regions of the circuit design for retiming based on the Switching activity values at the output ports of the circuit elements; and
- determining retiming location information for the one or more regions based on the Switching activity values at the output ports of the circuit elements, the retiming location information comprising information of one or more circuit nodes for placing circuit state elements to reduce Switching activity in each of the one or more regions.
- 
- 2. The method recited in claim 1, further comprising: retiming the one or more regions based on the retiming location information.
- 3. The method recited in claim 2, wherein the retiming comprises:
	- repositioning circuit state elements in the one or more regions.

4. The method recited in claim 3, wherein the retiming further comprises:

adding inverse-edge-triggered circuit state elements.

<sub>35</sub> comprises: 5. The method recited in claim 1, wherein the computing

assigning a Switching activity value at one of the input ports of a circuit element to the switching activity value at the output port of the circuit element if the weighted sum of the Switching activity values at the input ports of the circuit element is less than the Switching activity value at the one of the input ports.

6. The method recited in claim 1, wherein the computing comprises:

assigning an upper threshold value to the switching activity value at the output port of a circuit element if the weighted sum of the switching activity values at the input ports of the circuit element is greater than the upper threshold value, the upper threshold value being derived based on signal propagation delay and slew rate.

7. The method recited in claim 1, wherein the identifying comprises:

deriving cumulative Switching activity values for regions in the circuit design based on the Switching activity values at output ports of circuit elements in each of the regions.

8. The method recited in claim 7, wherein the retiming location information comprises information of switching activity relaxing point nodes determined based on the cumu lative switching activity values.<br>**9.** The method recited in claim **8**, further comprising:

repositioning circuit state elements in the one or more regions to or near the Switching activity relaxing point nodes.

10. One or more non-transitory computer-readable media storing computer-executable instructions for causing one or more processors to perform a method, the method compris ing:

- computing switching activity values at output ports of cir activity values at input ports of the circuit elements and scaling factors associated with the circuit elements, the scaling factors representing effects of signal changes at  $5$ the input ports on signal changes at the output ports, the computing comprising calculating weighted sums of the switching activity values at the input ports of each of the circuit elements using the scaling factors as relative weights; 10
- identifying one or more regions of the circuit design for retiming based on the switching activity values at the output ports of the circuit elements; and
- determining retiming location information for the one or  $_{15}$ more regions based on the switching activity values at the output ports of the circuit elements, the retiming location information comprising information of one or more circuit nodes for placing circuit state elements to reduce switching activity in each of the one or more 20 regions.

11. The one or more non-transitory computer-readable media recited in claim 10, wherein the method further com prises:

- retiming the one or more regions based on the retiming 25 location information.
- 12. The one or more non-transitory computer-readable media recited in claim 11, wherein the retiming comprises:
- repositioning circuit state elements in the one or more regions, adding inverse-edge-triggered circuit state ele- 30 ments, or both.

13. The one or more non-transitory computer-readable media recited in claim 10, wherein the computing comprises:

assigning a switching activity value at one of the input ports of a circuit element to the switching activity value at the  $\frac{35}{25}$ output port of the circuit element if the weighted sum of the Switching activity values at the input ports of the circuit element is less than the switching activity value at

the one of the input ports.<br>**14**. The one or more non-transitory computer-readable <sup>40</sup> media recited in claim 10, wherein the computing comprises: assigning an upper threshold value to the switching activity value at the output port of a circuit element if the

weighted sum of the switching activity values at the input ports of the circuit element is greater than the upper 45 threshold value, the upper threshold value being derived based on signal propagation delay and slew rate.<br>15. The one or more non-transitory computer-readable

media recited in claim 10, wherein the identifying comprises:<br>deriving cumulative switching activity values for regions <sup>50</sup>

in the circuit design based on the switching activity values at output ports of circuit elements in each of the regions.

media recited in claim 15, 16. The one or more non-transitory computer-readable  $\frac{15}{55}$ 

wherein the retiming location information comprises infor mation of switching activity relaxing point nodes determined based on the cumulative switching activity values. 14

17. A system, comprising:<br>one or more processors, the one or more processors pro-

- grammed to perform a method, the method comprising:<br>computing switching activity values at output ports of cir-<br>cuit elements of a circuit design based on switching activity values at input ports of the circuit elements and scaling factors associated with the circuit elements, the scaling factors representing effects of signal changes at the input ports on signal changes at the output ports, the computing comprising calculating weighted sums of the switching activity values at the input ports of each of the circuit elements using the scaling factors as relative weights;<br>identifying one or more regions of the circuit design for
- retiming based on the Switching activity values at the output ports of the circuit elements; and
- determining retiming location information for the one or more regions based on the switching activity values at the output ports of the circuit elements, the retiming location information comprising information of one or more circuit nodes for placing circuit state elements to reduce switching activity in each of the one or more regions.

18. The system recited in claim 17, wherein the method further comprises:

retiming the one or more regions based on the retiming location information.

19. The system recited in claim 18, wherein the retiming comprises:

repositioning circuit state elements in the one or more regions, adding inverse-edge-triggered circuit state ele ments, or both.

20. The system recited in claim 17, wherein the computing comprises:

assigning a Switching activity value at one of the input ports of a circuit element to the Switching activity value at the output port of the circuit element if the weighted sum of the Switching activity values at the input ports of the circuit element is less than the switching activity value at the one of the input ports.

21. The system recited in claim 17, wherein the computing comprises:

assigning an upper threshold value to the switching activity value at the output port of a circuit element if the weighted sum of the Switching activity values at the input ports of the circuit element is greater than the upper threshold value, the upper threshold value being derived based on signal propagation delay and slew rate.

22. The system recited in claim 17, wherein the identifying comprises:

deriving cumulative switching activity values for regions in the circuit design based on the switching activity values at output ports of circuit elements in each of the regions.

23. The system recited in claim 22,

wherein the retiming location information comprises infor mation of switching activity relaxing point nodes deter mined based on the cumulative switching activity values.

 $*$   $*$