



(51) International Patent Classification:

H03L 7/08 (2006.01) H04L 7/033 (2006.01)  
H03L 7/081 (2006.01)

(21) International Application Number:

PCT/US2019/021574

(22) International Filing Date:

11 March 2019 (11.03.2019)

(25) Filing Language:

English

(26) Publication Language:

English

(30) Priority Data:

15/920,251 13 March 2018 (13.03.2018) US

(71) Applicant: XILINX, INC. [US/US]; Attn: Legal Dept., 2100 Logic Drive, San Jose, CA 95124 (US).

(72) Inventors: ZHUANG, Yi; 2100 Logic Drive, San Jose, CA 95124 (US). LIN, Winson; 2100 Logic Drive, San Jose, CA 95124 (US). NAMKOONG, Jinyung; 2100 Logic Drive, San Jose, CA 95124 (US). IM, Hsung, Jai; 2100 Logic Drive, San Jose, CA 95124 (US). CHEN, Stanley, Y.; 2100 Logic Drive, San Jose, CA 95124 (US).

(74) Agent: PARANDOOSH, David, A. et al.; Xilinx, Inc., Attn: Legal Dept., 2100 Logic Drive, San Jose, CA 95124 (US).

(81) Designated States (unless otherwise indicated, for every kind of national protection available): AE, AG, AL, AM, AO, AT, AU, AZ, BA, BB, BG, BH, BN, BR, BW, BY, BZ, CA, CH, CL, CN, CO, CR, CU, CZ, DE, DJ, DK, DM, DO,

DZ, EC, EE, EG, ES, FI, GB, GD, GE, GH, GM, GT, HN, HR, HU, ID, IL, IN, IR, IS, JO, JP, KE, KG, KH, KN, KP, KR, KW, KZ, LA, LC, LK, LR, LS, LU, LY, MA, MD, ME, MG, MK, MN, MW, MX, MY, MZ, NA, NG, NI, NO, NZ, OM, PA, PE, PG, PH, PL, PT, QA, RO, RS, RU, RW, SA, SC, SD, SE, SG, SK, SL, SM, ST, SV, SY, TH, TJ, TM, TN, TR, TT, TZ, UA, UG, US, UZ, VC, VN, ZA, ZM, ZW.


(84) Designated States (unless otherwise indicated, for every kind of regional protection available): ARIPO (BW, GH, GM, KE, LR, LS, MW, MZ, NA, RW, SD, SL, ST, SZ, TZ, UG, ZM, ZW), Eurasian (AM, AZ, BY, KG, KZ, RU, TJ, TM), European (AL, AT, BE, BG, CH, CY, CZ, DE, DK, EE, ES, FI, FR, GB, GR, HR, HU, IE, IS, IT, LT, LU, LV, MC, MK, MT, NL, NO, PL, PT, RO, RS, SE, SI, SK, SM, TR), OAPI (BF, BJ, CF, CG, CI, CM, GA, GN, GQ, GW, KM, ML, MR, NE, SN, TD, TG).

Published:

— with international search report (Art. 21(3))

(54) Title: CIRCUIT FOR AND METHOD OF RECEIVING A SIGNAL IN AN INTEGRATED CIRCUIT DEVICE

FIG. 2



(57) Abstract: A circuit for receiving a signal in an integrated circuit is described. The circuit comprises a sampler (202) configured to receive an input data signal, wherein the sampler generates sampled data and a recovered clock; a clock and data recovery circuit (204) configured to receive the sampled data and the recovered clock and to generate a phase interpolator code; and a phase interpolator (206) configured to receive the phase interpolator code; wherein the phase interpolator generates multiple phase interpolator control signals during a clock cycle based upon the phase interpolator code generated for the clock cycle.



CIRCUIT FOR AND METHOD OF RECEIVING A SIGNAL  
IN AN INTEGRATED CIRCUIT DEVICE

TECHNICAL FIELD

5           The present invention relates generally to integrated circuit devices, and in particular, to a circuit for and method of receiving a signal in an integrated circuit device.

BACKGROUND

10           Data transmission is an important operation performed by many integrated circuit devices. A phase interpolator is often used to receive data signals, where different phases of a clock signal are used to sample data of a received data stream. The changing of a phase of a clock signal used by the phase interpolator of a receiver to receive data signals may cause output period  
15 jitter. Such jitter may be a particular problem in a glitch-sensitive complementary metal oxide semiconductor (CMOS) phase interpolator (PI) device. In data transmission where a clock signal is not sent with the data, a clock recovery circuit is used on the receiving side to derive a clock signal from the incoming data. The phase of the clock signal needs to track any movement in data edges.  
20 A clock phase interpolator is often utilized for this purpose. The clock phase interpolator can generate an arbitrary clock phase based on an input digital code. When this code changes, the output clock phase should move. The code may jump by many code steps at a time, often resulting in the output clock having more extended big period jitter than expected.

25           Circuits and methods for improving the operation of a phase interpolator, such as by reducing jitter, in receiving data are beneficial.

SUMMARY

30           A circuit for receiving a signal in an integrated circuit is described. The circuit comprises a sampler configured to receive an input data signal, wherein the sampler generates sampled data and a recovered clock; a clock and data recovery circuit configured to receive the sampled data and the recovered clock and to generate a phase interpolator code; and a phase interpolator configured to receive the phase interpolator code; wherein the phase interpolator generates

multiple phase interpolator control signals during a clock cycle based upon the phase interpolator code generated for the clock cycle.

A method of receiving a signal in an integrated circuit is also described. The method comprises receiving an input data signal; generating sampled data  
5 and a recovered clock based upon the input data signal; generating a phase interpolator code based upon the sampled data and the recovered clock; receiving the phase interpolator code at a phase interpolator; and generating multiple phase interpolator control signals during a clock cycle based upon the phase interpolator code generated for the clock cycle.

10

#### BRIEF DESCRIPTION OF THE DRAWINGS

Fig. 1 is a block diagram of an integrated circuit having a receiver circuit;

Fig. 2 is a block diagram of a receiver circuit that may be implemented in Fig. 1;

15 Fig. 3 is a block diagram of a portion of a phase interpolator that may be implemented in the receiver circuit of Fig. 2;

Fig. 4 is a block diagram of another portion of a phase interpolator that may be implemented in the receiver circuit of Fig. 2;

20 Fig. 5 is a timing diagram showing phases of a clock signal provided to a phase interpolator and a selected phase interpolator output;

Fig. 6 is a timing diagram showing a glitch in an output multiplexer based upon a change in a selected phase of a clock signal provided to a phase interpolator;

25 Fig. 7 is a diagram showing an output phase as a function of changes in a phase interpolator code;

Fig. 8 is another diagram showing an output phase as a function of changes in a phase interpolator code;

Fig. 9 is a timing diagram showing the application of full and half phase interpolator codes;

30 Fig. 10 is a timing diagram showing the generation of phase interpolator codes according to a first method;

Fig. 11 is a block diagram of circuits for generating a phase interpolator code;

Fig. 12 is a timing diagram showing the generation of phase interpolator codes according to a second method; and

Fig. 13 is a flow diagram showing a method of receiving a signal in an integrated circuit.

5

#### DETAILED DESCRIPTION

The circuits and methods of the present invention reduce glitches in a phase interpolator of a receiver by generating multiple phase interpolator control signals during a clock cycle based upon a phase interpolator code generated for the clock cycle. According to one implementation, the circuits and methods  
10 reduce the step size of changes in a clock and data recovery (CDR) code to more gradually change the CDR code, and therefore minimize any glitches. By way of example, the step size could be reduced by changing a CDR code used by a phase interpolator at both the rising edge and the falling edge of a clock  
15 signal. According to another method, a CDR code could be selected based upon a detected boundary crossing. For example, a current code and a next code could be compared to identify a boundary crossing, where the CDR code is changed during the middle of a clock cycle based upon a detected boundary crossing.

20 While the specification includes claims defining the features of one or more implementations of the invention that are regarded as novel, it is believed that the circuits and methods will be better understood from a consideration of the description in conjunction with the drawings. While various circuits and methods are disclosed, it is to be understood that the circuits and methods are  
25 merely exemplary of the inventive arrangements, which can be embodied in various forms. Therefore, specific structural and functional details disclosed within this specification are not to be interpreted as limiting, but merely as a basis for the claims and as a representative basis for teaching one skilled in the art to variously employ the inventive arrangements in virtually any appropriately  
30 detailed structure. Further, the terms and phrases used herein are not intended to be limiting, but rather to provide an understandable description of the circuits and methods.

Turning first to Fig. 1, a block diagram of an integrated circuit device 100 having a transceiver for transmitting and receiving data is shown. In particular,

an input/output port 102 is coupled to a control circuit 104 that controls programmable resources 106 having configurable logic elements 109. Configuration data may be provided to the configuration memory 108 by a configuration controller 110. The configuration data enables the operation of the programmable resources 106. A memory 113 may be coupled to the control circuit 104 and the programmable resources 106. A transceiver circuit 114 may be coupled to the control circuit 104, programmable resources 106 and the memory 113, and may comprise a receiver to receive signals at the integrated circuit by way of I/O ports 116 and 117 as described below. Other I/O ports may be coupled to circuits of the integrated circuit device, such as I/O port 118 that is coupled to the control circuit 104 as shown. A clocking network 120 is coupled to various elements of the circuit of Fig. 1. The circuits and methods as described in more detail below could be implemented to receive data using the circuit of Fig. 1, for example.

Turning now to Fig. 2, a block diagram of a receiver circuit 200 that may be implemented in the transceiver circuit 114 of Fig. 1 is shown. The receiver circuit 200 comprises a sampler 202 that is configured to receive and sample data of a data stream, which may be a serial data stream for example. The sampler 202, which may be a capture flip-flop for example, generates sampled data, which can be output as a receiver output signal (RX Output), and a recovered clock signal, which can be a receiver output clock (RX Output Clock) signal. The sampled data and the recovered clock generated by the sampler 202 can be routed to a deserializer 203, which generates serialized sampled data and the recovered clock that are provided to the CDR circuit 204. The CDR circuit 204 generates a phase interpolator (PI) code and a CDR clock signal (CDR Clock), also known as the launching clock, that are provided to a phase interpolator 206 for generating a CDR Recovered Clock signal (CDR Recovered Clock). A multi-phase clock signal is also generated by a clock generator 208. As will be described in more detail below, different phases of the multi-phase clock signal may be selected to generate the CDR Recovered Clock.

The phase interpolator 206 is part of a receiver CDR loop to adjust the sampling phase of the sampler 202, in order to recover data and a clock from the received signal. As shown in Fig. 2, the phase interpolator 206 takes in multi-phases of the clock signal from the clock generator 208 and generates a

sampling clock based on the N-bit binary PI code from the CDR circuit 206. The multi-phase clocks, which may be spaced evenly across 360 degrees, are selectively interpolated to achieve a phase resolution of  $360/2^N$  degrees, where the number of multi-phase clocks is generally much less than  $2^N$ , resulting in a need for phase interpolation. An exemplary phase interpolator 206 and the generation of a sampling clock will be described in more detail in reference to Fig. 3.

Turning now to Fig. 3, a block diagram of a portion of a phase interpolator that may be implemented in the receiver circuit of Fig. 2 is shown. A PI core 302 comprises a first phase generation circuit 304 and a second phase generation circuit 306, the outputs of which are coupled to a level shifting buffer 308. The first phase generation circuit 304 comprises a plurality of multiplexers and buffers adapted to generate a mixed output signal ( $\emptyset_{\text{core}}$ ), while the second phase generation circuit 306 also comprises a plurality of multiplexers and buffers adapted to generate an inverted mixed output signal ( $\emptyset_{\text{core\_b}}$ , indicated in Fig. 3 as having a bar over the  $\emptyset_{\text{core}}$  designation). More particularly, the first phase generation circuit comprises a first multiplexer 309 (MUX 1) configured to receive odd phase signals  $\emptyset_1$  to  $\emptyset_{M*2-1}$  which can be selected by a first multiplexer selection signal. A first buffer 310 at the output of the multiplexer 309 is configured to receive a first weight select signal to provide a weight to the selected clock phase selected by the multiplexer. A second multiplexer 312 is coupled to receive even phase signal  $\emptyset_2$  to  $\emptyset_{M*2-1}$  of the clock signal and controlled by a second multiplexer selection signal, an output of which is coupled to a second buffer 314 configured to receive a second weight selection signal. The two selected and weighted clock phases are coupled to a buffer 316 that mixes the signals to generate a mixed output signal ( $\emptyset_{\text{CORE}}$ ) as shown.

The output signal  $\emptyset_{\text{CORE}}$  is provided to the level shifting buffer 308 at a first capacitor 318 that is coupled to a first buffer 320 having a resistive element 322 coupled between its input and output. The output of the first buffer 320 is coupled to a second buffer 324 that generates the output clock signal  $\emptyset_{\text{OUT}}$  at an output 326.

The second phase generation circuit 306 also comprises a plurality of multiplexers and inverters adapted to generate a mixed output signal ( $\emptyset_{\text{core\_b}}$ ). More particularly, the second phase generation circuit comprises a third

multiplexer 328 configured to receive odd phase signals  $\emptyset_1$  to  $\emptyset_{M*2-1}$  which can be selected by a third multiplexer selection signal. A third buffer 330 at the output of the multiplexer 328 is configured to receive a third weight select signal to provide a weight to the selected clock phase selected by the multiplexer 328.

5 A fourth multiplexer 332 is coupled to receive even phase signal  $\Theta_2$  to  $\emptyset_{M*2-1}$  of the clock signal and controlled by a multiplexer selection signal, an output of which is coupled to a fourth buffer 334 configured to receive a fourth weight selection signal. The two selected and weighted clock phases are coupled to a buffer 336 that mixes the signals to generated an inverted mixed output signal

10 ( $\emptyset_{CORE\_b}$ ) as shown.

The output signal  $\emptyset_{CORE\_b}$  is provided to the level shifting buffer 308 at a second capacitor 338 that is coupled to a third buffer 340 having a resistive element 342 coupled between its input and output. The output of the third buffer 340 is coupled to a fourth buffer 344 that generates an inverted output clock

15 signal  $\emptyset_{OUT\_b}$  at an output 346. Cross-coupled inverters 348 and 350 are coupled between the outputs of the buffers 316 and 336 to minimize skew between the differential signals provided to the level shifting buffer 308.

The CMOS PI circuit topology may be implemented as shown in Fig. 3, where multi-phase input clocks are successively divided into two groups and

20 feed the two M-to-1 phase selection multiplexers (i.e. multiplexers 309 and 312). The interpolation buffers (i.e. buffers 310 and 314) mix two selected phases of the clock signal and deliver a weighted sum at the output of the PI Core as a  $\emptyset_{core}$  signal. It should be noted that a level shifting buffer is needed because power supply voltage levels may be different between the PI Core and

25 subsequent buffers. According to one implementation, the level shifting buffer circuit 308 following the PI core 302 shifts the common mode of the "mixed" signal to a CMOS signal domain and also drives the output  $\emptyset_{OUT}$  to a full CMOS swing. The second phase generation circuit 306 (comprising multiplexers 328 and 332 and buffers 330 and 334) is for generating the differential clock signal

30 (i.e. the inverted clock signal). One or more cross-couple inverter pairs, implemented here as inverters 348 and 350, are used at PI core output to eliminate skew between the pseudo differential signals.

Turning now to Fig. 4, a block diagram of another portion of a phase interpolator that may be implemented in the receiver circuit of Fig. 2 is shown.

More particularly, the signal generator circuit 400 of Fig. 4 is implemented to generate the multiplexer select and weight select signals used in Fig. 3. A Full PI code and a Half PI Code from the CDR circuit is coupled to a CDR-PI Timing Interface 402 to generate a captured PI code, as will be described in more detail below. The captured PI code is coupled to a decoder 404 having a binary-to-one-hot circuit 406 and a binary-to-thermometer circuit 408. A mux select signal and a weight select signal are coupled to a decoded PI code retimer circuit 410 which generates a mux select signal and a weight select signal. The decoded PI code retimer circuit 410 is implemented to reduce skew due to routing and different path delay in the decoder.

The CDR-PI timing interface 402 captures and decodes the Full and Half PI codes, which may be N-bit binary PI codes received from the CDR circuit 204 for example, before retiming it with the local CDR clock from the CDR circuit 204. The N-bit binary code is decoded and fed to the multiplexers and interpolation buffers of the PI core 302 as the MUX select and weight select signals as described above. More particularly, the multiplexer control signals are decoded by the binary-to-one-hot decoder 406, and weight select signals acting as buffer control signals are decoded by a binary-to-thermometer decoder 408 for example. The thermometer decoder is implemented to enable the phase mixer of phase interpolator in performing linear interpolation. The selected phase of the clock signal provided to the interpolation buffers are selected through the multiplexers, and the buffer weightings are controlled by enabling/disabling a portion of the buffer. It should be noted that MUX1-MUX4 controls are called "coarse" select, since they select between 0, 90, 180, and 270 degree clocks, for example, while buf1-buf4 controls are called "fine" select, because they mix between 0 and 45 degree clocks, for example. As the code is changed one step at a time, when output phase is between 0 and 45 degree, MUX1 output would be 0 degree clock, and MUX2 output would be 45 degree clock. Because the output phases are very close to 45 degree, buf2 has max weight and buf1 almost no weight. As 45 degree is crossed, the mux1 output changes from 0 degree to 90 degree. Therefore, as you rotate phase by changing 1 step at a time, coarse mux output is changed when there is almost no weight on it, and any glitch on the mux output does not propagate to the output. However, when changing by many steps, and the phase may suddenly change from middle of one octant to



middle of another octant, in which case both coarse and fine controls need to change, and controlling the timing of those controls is beneficial. The number of input phases ( $M \cdot 2$ ), the implementation of the interpolation buffers, and the size of each weighting unit are design factors which can be derived from design specifications, such as PI resolution or linearity for example.

Turning now to Fig. 5, a timing diagram shows phases of a clock signal provided to a phase interpolator and a selected phase interpolator output. Assuming that  $M=4$  and  $N=7$ , 8 input phases divide a full 360 degrees of phase rotation into 8 45-degree octants (selected by 3 binary bits and shown by separation of the 2 dashed lines), where each octant is further divided into 16 steps (selected by 4 binary bits). That is, one full PI rotation consists of 128 steps and every 16 steps mark an octant boundary. An example waveform of PI core input, the PI core output, and level shifting buffer output are shown in Fig. 5, where the output level of the PI core signal is increased to generate the Level Shift Out signal as shown. Clock signal phases  $\emptyset 1$  to  $\emptyset 8$  are input to the PI and the PI core out is a result of interpolation between  $\emptyset 1$  and  $\emptyset 2$ . The level shifting buffer 308 shifts the PI core output (e.g.  $\emptyset_{\text{core}}$ ) to a new common mode before driving the next block with the level shift out signal (e.g.  $\emptyset_{\text{out}}$ ).

Turning now to Fig. 6, a timing diagram shows a glitch in an output multiplexer based upon a change in a selected phase of a clock signal provided to a phase interpolator. When a phase of a clock used by a phase interpolator is changed, such as in a spread spectrum clocking (SSC) application, the PI is generally rotating in one direction with a fixed step at a fixed rate. During certain code transitions, the multiplexer input will switch from one to another to select a different clock phase for interpolation. As illustrated in Fig. 6, when the MUX 1 select signal (e.g. the select signal for multiplexer 309) toggles at the point marked by the dashed line to switch from phase  $\emptyset 1$  to phase  $\emptyset 3$ , clock glitch (i.e. a short pulse) can be observed at the output of MUX 1. Assuming a small rise/fall time and fan-out, the glitch at the multiplexer output would propagate to the PI output assuming sufficient weighting of the interpolation buffer (e.g. buf 1), which in turn may present phase jitter generated by the output of the multiplexer in addition to the expected phase adjustment. Severe phase jitter would cause downstream circuits to malfunction. The reduction of period jitter can be achieved by reducing the step size for changes in the PI code, and reducing

impact of clock switching to the output due to a boundary crossing, as will be described in more detail below.

Turning now to Figs. 7 and 8, diagrams show an output phase as a function of changes in a phase interpolator code. Figs. 7 and 8 show the PI transfer function, where the horizontal axis displays time and vertical axis displays clock phase delay. An ideal transfer function is plotted in Fig. 7 in dotted line, where phase delay is linear between any two codes. In a CMOS PI, any phase shift is instantaneous and would result in a jump in the transfer function, as depicted in the solid line of Fig. 7. Although the magnitude can be predicted, such a jump is considered period jitter (PJ) as compared to the linear transfer function. However, in a real circuit implementation, additional phase jitter that is unintended would present itself during code changes, due to circuit architecture or mismatch in physical implementation as shown in Fig. 8. The amount of this unintended jitter relates to at least two factors. The first is the size of each code step, and the second is a result of any glitch introduced by clock source switching. As shown in Fig. 8, additional jitter during code 12-to-18 jump (i.e. J2) at time  $t_3$  is larger than from 0-to-6 jump (i.e. J1) at time  $t_1$ , due to a boundary crossing from one octant to another (16 is one of the boundary codes) necessitating a change in clock source. While a bigger step size results in a larger expected period jitter, it also means the next code would be more likely to be further away from a boundary, which means the interpolation buffer that is receiving the glitch clock will have a larger driving strength and thus have a bigger impact on the period jitter.

Turning now to Fig. 9, a timing diagram shows the application of full and half phase interpolator codes. In conventional devices, a CDR circuit sends one PI code in one CDR clock cycle (i.e. a rising edge of a clock to the next rising edge of the clock). In contrast, according to the various implementations set forth below, the CDR circuit sends two PI codes in one CDR clock cycle. As shown in Fig. 9, the CDR circuit sends the two PI codes along with CDR clock on rising edge. The PI captures a first code (designated as the half code) using rising edge of receiving clock and then may capture a second code (designated as the full code) on falling edge of the receiving clock, where the half code and the full code are a part of a single clock cycle. According to some implementations, the CDR circuit computes the next code by adding a delta code to the current code.

The delta code can be used according to different methods of reducing the period jitter by determining if and what PI code to apply during the middle of the clock cycle (i.e. at a falling edge, where the clock cycle is defined as extending from a rising edge to a next rising edge). According to the first method, the delta code is divided by two, and half of the phase adjustment is executed in first half cycle and the other half of the phase adjustment is executed in second half. According to a second method, the phase boundary crossing condition is monitored when changing from a current code to a next code, and in the case of boundary crossing, the boundary code is executed first before the next code.

Both methods have the advantage of reducing the intended jitter (i.e. jitter due to step size) and unintended jitter (i.e. jitter due to boundary crossing).

Turning now to Fig. 10, a timing diagram shows the generation of phase interpolator codes according to the first method of dividing the delta code associated with a PI code. The first method reduces the step size by half and thus reduces the mean period jitter by half. Fig. 10 illustrates a PI transfer function in solid line and compares it with conventional transfer function in dotted line. By way of example, during code transition from 12 to 18 the boundary code 16 is crossed and the step size is 6. In a binary representation, this will be from 000 1100 to 001 0010, and the boundary code is 001 0000. According to the first method, the delta code is 6, and half of the delta code is 3. The CDR will then send a PI code of  $12+3=15$  to be captured in PI during the first half cycle and a PI code of  $12+6=18$  in the second half cycle. In binary, that is,  $000\ 1100 \rightarrow 000\ 1111 \rightarrow 001\ 0010$ . To compute the next code, one could simply implement the following in RTL: for half code:  $\text{next code} = \text{current code} + (\text{delta code}/2)$ , while for full code:  $\text{next code} = \text{current code} + \text{delta code}$ . As is apparent in Fig. 10, the unintended jitter using method 1 of dividing the delta code associated with the PI code is significantly reduced compared to a conventional method of changing the PI code only once in a clock cycle at both time  $t_2$  and at timer  $t_3$  (where the unintended jitter is larger when boundary code 16 is crossed).

The block diagram of Fig. 11 show circuits for generating a phase interpolator code according to a second method. An exclusive OR gate 1102 is coupled to receive both the next code (next code<4>) signal and the current code (current code<4>) signal to generate a code select signal, where a most significant bit of a delta code (i.e. the sign bit of the delta code) is used as a bit of

the code select (code\_select<0>) signal. The code\_select<1:0> is used as a selection signal for selecting a next code (next code <6:0>) or a portion of a next code or a current code (i.e. next code <6:4> or current code <6:4>) as a first half of a PI code generated at the output of the multiplexer.

5           According to one implementation, the PI code would have 7 bits and bits <6:4> are for octant selection, while bits <3:0> are for finer phase selection within an octant. Any change in bit <4> from current code to next code indicates the code transition will cross exactly one octant boundary, assuming no change in bits <6:5>. The delta code is a signed binary code indicating the direction and  
 10 size of the next step. Therefore code\_select<1> denotes change in octant and code\_select<0> represents the direction of the octant change. As shown in Table. 1, a selection signal for the multiplexer circuit 1104 of Fig. 11 can be generated according to various conditions of the circuit.

Input	Selection<1:0>	Function
next code<6:0>	00	If there is no boundary crossing, send next code as the half code
next code<6:0>	01	same as above
next code<6:4>, 0000	10	If there is boundary crossing in positive direction(increment), send next boundary code as the half code
current code<6:4>, 0000	11	If there is boundary crossing in negative direction(decrement), send current boundary code as the half code

15

Table 1

The current code is what has been there previously and next is the new code, and therefore the end point is always next code. The multiplexer 1104 of  
 20 Fig. 11 is for generating a PI code at a half step, and provides a mid-step (in this case a half step) in case of a boundary crossing. For 00 and 01, there's no boundary crossing; so, the entire next code can propagate. That is, the PI code does not change at the half step. Entries 10 and 11 are provided for when there is boundary crossing, and depends on whether the direction is positive or  
 25 negative. Code\_select<0> is 1 if the direction is negative. For example, suppose current code is 010 0111 (39) and next code is 001 1000 (24). The direction is negative; so, the mux select is 11. The mid code derives the MSB from current code; so, 010 0000 (32). If the direction is positive and there is a

boundary crossing, the MSB is from the next code. In above example, if next code is 011 1000 (56), the mid code is 011 0000 (48). An example describing a previous cycle and a current cycle is shown in the following Table 2.

5

	Previous Cycle	Rising Edge of the Cycle (half code)	Falling Edge of this cycle (full code)
If 12 -> (boundary change)	12	16	26
If 1 ->15 (no boundary change)	1	15	15

Table 2

It should be noted that the method as described above is limited to one-  
 10 boundary crossing, the circuit could be implemented to detect multiple-boundary crossing.

The timing diagram of Fig. 12 shows the generation of phase interpolator codes according to the second method, which addresses boundary crossing scenarios, as depicted in Fig. 12, where the modified transfer function has  
 15 smaller PJ during code jump from 12 to 18 by providing a half code when the next code crosses a boundary crossing. According to the second method, a CDR circuit may detect a boundary crossing by an XOR of the 4<sup>th</sup> bit of current code and next code. If these two bits are different, this code jump will cross an octant boundary. In this case, the boundary code will be sent in the first half CDR  
 20 cycle and next code to be sent in second half (e.g. 000 1100 → 001 0000 → 001 0010). It should be noted that unintended jitter may not be fully eliminated, but reduced. Unintended jitter due to octant crossing should be almost eliminated. What remains may be due to many code steps within an octant, which is highly implementation specific. The first method set forth above with  
 25 respect to Figs. 9-10 has the advantage that the mid code step is calculated

precisely, thus making the step sizes equal. For example, if current is 000 1111(15) and next is 001 1111 (31), the mid step for method 1 would be 001 0111 (23). On the other hand, the mid code for method 2 would be 001 0000 (32). Method 2 described in Figs. 11-12 is advantageous if the boundary crossing is a problem for the circuit implementation. For example, as the code goes from 000 1010 (10) to 001 0101(21), if arrival times between coarse (MSB) and fine (LSB) control bits are different, spurious glitches outside 10 ~ 21 may appear at the output, for example, 001 1010 (26). Method 2 is more robust against these spurious glitches.

10           Turning now to Fig. 13, a flow diagram shows a method of receiving a signal in an integrated circuit. According to one implementation, a method of receiving a signal in an integrated circuit comprises receiving an input data signal at a block 1302. Sampled data and a recovered clock is generated based upon the input data signal at a block 1304. A phase interpolator code is also  
15           generated based upon the sampled data and the recovered clock at a block 1306. The phase interpolator code is also received at a phase interpolator at a block 1308. Multiple phase interpolator control signals are generated during a clock cycle based upon the phase interpolator code generated for the clock cycle at a block 1310.

20           According to some implementations, receiving the phase interpolator code may comprise receiving a phase selection signal and a weighting signal. Further, generating the multiple phase interpolator control signals may comprise generating a first phase interpolator control signal associated with a first half of a clock cycle and generating a second phase interpolator control signal associated  
25           with a second half of a clock cycle. The method may further comprise calculating the second phase interpolator control signal based upon the first phase interpolator control signal and code for a previous clock cycle. The multiple phase interpolator control signals may comprise a code associated with a first phase interpolator control signal applied during a first half of the clock  
30           cycle being changed by a first half of a code change, and the multiple phase interpolator control signals comprise a code associated with a second phase interpolator control signal applied during a second half of the clock cycle being changed by a second half of the code change.

The method may further comprise changing a code associated with a first phase interpolator control signal applied during a first half of the clock cycle is changed half of the code change and changing a code associated with a second phase interpolator control signal applied during a second half of the clock cycle is changed half of the code change.

For example, a code associated with a first phase interpolator control signal applied during a first half of the clock cycle half of the code change and a code associated with a second phase interpolator control signal applied during a second half of the clock cycle half of the code change may be based upon a comparison of a current code and a next code. That is, the next code may be the same as the current code if there is no boundary crossing. The method may further comprise sending the current code as the next code for the second phase interpolator control signal if the boundary crossing is in a positive direction and the next code is sent as the next code if the boundary crossing is in a negative direction.

The various elements of the method of Fig. 13 may be implemented using the circuits of Figs. 1-12 as described, or using some other suitable circuits. While specific elements of the method are described, it should be understood that additional elements of the method, or additional details related to the elements, could be implemented according to the disclosure of Figs. 1-12.

A circuit for receiving a signal in an integrated circuit may be provided. Such a circuit may include: a sampler configured to receive an input data signal, wherein the sampler generates sampled data and a recovered clock; a clock and data recovery circuit configured to receive the sampled data and the recovered clock and to generate a phase interpolator code; and a phase interpolator configured to receive the phase interpolator code; wherein the phase interpolator generates multiple phase interpolator control signals during a clock cycle based upon the phase interpolator code generated for the clock cycle.

In some such circuit, each of the multiple phase interpolator control signals may include a phase selection signal and a weighting signal.

In some such circuit, the multiple phase interpolator control signals may include a first phase interpolator control signal associated with a first half of a clock cycle and a second phase interpolator control signal associated with a second half of a clock cycle.

In some such circuit, the first phase interpolator control signal may be determined based upon the second phase interpolator control signal.

In some such circuit, the phase interpolator determines a change in a phase interpolator code from a first clock cycle to a second clock cycle, and  
5 generating multiple interpolator control signals during a clock cycle may include applying, in the middle of the clock cycle, a phase interpolator code that may be adjusted by a portion of the change in the phase interpolator code.

In some such circuit, the phase interpolator code may be adjusted by one half of the change in the phase interpolator code from the clock cycle to a next  
10 clock cycle.

In some such circuit, phase interpolator control signals generated during the clock cycle may be generated based upon a comparison of bits of a current phase interpolator code and a next phase interpolator code.

In some such circuit, the phase interpolator control signals generated  
15 during the clock cycle may be based upon a next code if no boundary crossing is detected.

In some such circuit, the phase interpolator control signals generated during the clock cycle may be based upon a next code if a boundary crossing in a positive direction is detected.

In some such circuit, the phase interpolator control signals generated  
20 during the clock cycle may be based upon a current code in a boundary crossing in a negative direction is detected.

In another example, a method of receiving a signal in an integrated circuit may be provided. Such a method may include: receiving an input data signal;  
25 generating sampled data and a recovered clock based upon the input data signal; generating a phase interpolator code based upon the sampled data and the recovered clock; receiving the phase interpolator code at a phase interpolator; and generating multiple phase interpolator control signals during a clock cycle based upon the phase interpolator code generated for the clock  
30 cycle.

In some such a method, receiving the phase interpolator code at a phase interpolator may include receiving a phase selection signal and a weighting signal.



In some such a method, generating the multiple phase interpolator control signals may include generating a first phase interpolator control signal associated with a first half of a clock cycle and a second phase interpolator control signal associated with a second half of a clock cycle.

5 In some such a method, the first phase interpolator control signal may be determined based upon the second phase interpolator control signal. Some such method may further include determining a change in a phase interpolator code from a first clock cycle to a second clock cycle, wherein generating multiple interpolator control signals during a clock cycle may include  
10 applying, the middle of the clock cycle, a phase interpolator code that may be adjusted by a portion of the change in the phase interpolator code.

In some such a method, the phase interpolator code may be adjusted by one half of the change in the phase interpolator code from the clock cycle to a next clock cycle.

15 In some such a method, generating phase interpolator control signals during the clock cycle may include generating phase interpolator control signals based upon a comparison of bits of a current phase interpolator code and a next phase interpolator code.

In some such a method, generating phase interpolator control signals  
20 during the clock cycle may include generating phase interpolator control signals based upon a next code if no boundary crossing is detected.

In some such a method, generating phase interpolator control signals during the clock cycle may include generating phase interpolator control signals based upon a next code if a boundary crossing in a positive direction is detected.

25 In some such a method, generating phase interpolator control signals during the clock cycle may include generating phase interpolator control signals based upon a current code in a boundary crossing in a negative direction is detected.

It can therefore be appreciated that new circuits for and methods of  
30 receiving a signal in an integrated circuit have been described. It will be appreciated by those skilled in the art that numerous alternatives and equivalents will be seen to exist that incorporate the disclosed invention. As a result, the invention is not to be limited by the foregoing implementations, but only by the following claims.

## CLAIMS

What is claimed is:

1. A circuit for receiving a signal in an integrated circuit, the circuit comprising:  
5           a sampler configured to receive an input data signal, wherein the sampler generates sampled data and a recovered clock;  
              a clock and data recovery circuit configured to receive the sampled data and the recovered clock and to generate a phase interpolator code; and  
              a phase interpolator configured to receive the phase interpolator code;  
10           wherein the phase interpolator generates multiple phase interpolator control signals during a clock cycle based upon the phase interpolator code generated for the clock cycle.
2. The circuit of claim 1, wherein each of the multiple phase interpolator control  
15 signals comprises a phase selection signal and a weighting signal.
3. The circuit of claim 1 claim or 2, wherein the multiple phase interpolator control signals comprise a first phase interpolator control signal associated with a first half of a clock cycle and a second phase interpolator control signal  
20 associated with a second half of a clock cycle.
4. The circuit of claim 1-3, wherein the phase interpolator determines a change in a phase interpolator code from a first clock cycle to a second clock cycle, and generating multiple interpolator control signals during a clock cycle comprises  
25 applying, in the middle of the clock cycle, a phase interpolator code that is adjusted by a portion of the change in the phase interpolator code.
5. The circuit of claim 4, wherein the phase interpolator code is adjusted by one  
30 half of the change in the phase interpolator code from the clock cycle to a next clock cycle.
6. The circuit of any of claims 1-5, wherein phase interpolator control signals generated during the clock cycle are generated based upon a comparison of bits of a current phase interpolator code and a next phase interpolator code.

7. The circuit of claim 6, wherein the phase interpolator control signals generated during the clock cycle are based upon a next code if no boundary crossing is detected.
- 5 8. The circuit of claim 6, wherein the phase interpolator control signals generated during the clock cycle are based upon a next code if a boundary crossing in a positive direction is detected.
9. The circuit of claim 6-8, wherein the phase interpolator control signals  
10 generated during the clock cycle are based upon a current code in a boundary crossing in a negative direction is detected.
10. A method of receiving a signal in an integrated circuit, the method comprising:
- 15 receiving an input data signal;  
generating sampled data and a recovered clock based upon the input data signal;  
generating a phase interpolator code based upon the sampled data and the recovered clock;
- 20 receiving the phase interpolator code at a phase interpolator; and  
generating multiple phase interpolator control signals during a clock cycle based upon the phase interpolator code generated for the clock cycle.
11. The method of claim 10, further comprising determining a change in a phase  
25 interpolator code from a first clock cycle to a second clock cycle, wherein generating multiple interpolator control signals during a clock cycle comprises applying, the middle of the clock cycle, a phase interpolator code that is adjusted by a portion of the change in the phase interpolator code.
- 30 12. The method of claim 11, wherein the phase interpolator code is adjusted by one half of the change in the phase interpolator code from the clock cycle to a next clock cycle.

13. The method of claim 10, wherein generating phase interpolator control signals during the clock cycle comprises generating phase interpolator control signals based upon a comparison of bits of a current phase interpolator code and a next phase interpolator code.

5

14. The method of claim 13, wherein generating phase interpolator control signals during the clock cycle comprises generating phase interpolator control signals based upon a next code if no boundary crossing is detected.

10 15. The method of claim 13, wherein generating phase interpolator control signals during the clock cycle comprises generating phase interpolator control signals based upon a next code if a boundary crossing in a positive direction is detected.




FIG. 1






FIG. 2






FIG. 5




FIG. 6




FIG. 7




FIG. 8




FIG. 9







FIG. 10




FIG. 11




FIG. 12




FIG. 13

# INTERNATIONAL SEARCH REPORT

International application No <b>PCT/US2019/021574</b>
--

<b>A. CLASSIFICATION OF SUBJECT MATTER</b> INV. H03L7/08      H03L7/081      H04L7/033 ADD.		
According to International Patent Classification (IPC) or to both national classification and IPC		
<b>B. FIELDS SEARCHED</b>		
Minimum documentation searched (classification system followed by classification symbols) H03L H04L		
Documentation searched other than minimum documentation to the extent that such documents are included in the fields searched		
Electronic data base consulted during the international search (name of data base and, where practicable, search terms used)  EPO-Internal, WPI Data		
<b>C. DOCUMENTS CONSIDERED TO BE RELEVANT</b>		
Category*	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
X	US 2017/187361 A1 (TAI LIANLIANG [CN] ET AL) 29 June 2017 (2017-06-29) paragraph [0031] - paragraph [0050]; figures 1-3 paragraph [0075] - paragraph [0076]; figure 8  <div style="text-align: center;">-----</div> <div style="text-align: center;">-/--</div>	1-15
<input checked="" type="checkbox"/> Further documents are listed in the continuation of Box C. <input checked="" type="checkbox"/> See patent family annex.		
* Special categories of cited documents :		
"A" document defining the general state of the art which is not considered to be of particular relevance "E" earlier application or patent but published on or after the international filing date "L" document which may throw doubts on priority claim(s) or which is cited to establish the publication date of another citation or other special reason (as specified) "O" document referring to an oral disclosure, use, exhibition or other means "P" document published prior to the international filing date but later than the priority date claimed		"T" later document published after the international filing date or priority date and not in conflict with the application but cited to understand the principle or theory underlying the invention "X" document of particular relevance; the claimed invention cannot be considered novel or cannot be considered to involve an inventive step when the document is taken alone "Y" document of particular relevance; the claimed invention cannot be considered to involve an inventive step when the document is combined with one or more other such documents, such combination being obvious to a person skilled in the art "&" document member of the same patent family
Date of the actual completion of the international search  <b>20 May 2019</b>		Date of mailing of the international search report  <b>28/05/2019</b>
Name and mailing address of the ISA/ European Patent Office, P.B. 5818 Patentlaan 2 NL - 2280 HV Rijswijk Tel. (+31-70) 340-2040, Fax: (+31-70) 340-3016		Authorized officer  <b>Aouichi, Mohamed</b>

INTERNATIONAL SEARCH REPORT

International application No  
PCT/US2019/021574

C(Continuation). DOCUMENTS CONSIDERED TO BE RELEVANT		
Category*	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
X	<p>RODONI L ET AL: "A 5.75 to 44 Gb/s Quarter Rate CDR With Data Rate Selection in 90 nm Bulk CMOS", IEEE JOURNAL OF SOLID-STATE CIRCUITS, IEEE SERVICE CENTER, PISCATAWAY, NJ, USA, vol. 44, no. 7, 1 July 2009 (2009-07-01), pages 1927-1941, XP011263257, ISSN: 0018-9200, DOI: 10.1109/JSSC.2009.2021913 Section II. CDR Architecture Section III.C. Digital Control Loop With Rate Selection Section III.D. Phase Rotator; figures 1,,4,5,6,8</p>	1,2,10
A	<p>----- US 2006/133557 A1 (FREYMAN RONALD L [US] ET AL) 22 June 2006 (2006-06-22) paragraph [0016] - paragraph [0029]; figures 1-7 -----</p>	1-15

# INTERNATIONAL SEARCH REPORT

Information on patent family members

International application No

PCT/US2019/021574

Patent document cited in search report	Publication date	Patent family member(s)	Publication date
US 2017187361 A1	29-06-2017	CN 105634451 A	01-06-2016
		TW 201724797 A	01-07-2017
		US 2017187361 A1	29-06-2017
-----			
US 2006133557 A1	22-06-2006	NONE	
-----			