(19)

(12)



(11) **EP 3 836 144 A1**

G11C 5/14 (2006.01)

EUROPEAN PATENT APPLICATION

(43) Date of publication: 16.06.2021 Bulletin 2021/24

Europäisches Patentamt European Patent Office Office européen des brevets

- (21) Application number: 20212102.6
- (22) Date of filing: 07.12.2020
- (84) Designated Contracting States:
 AL AT BE BG CH CY CZ DE DK EE ES FI FR GB GR HR HU IE IS IT LI LT LU LV MC MK MT NL NO PL PT RO RS SE SI SK SM TR Designated Extension States:
 BA ME KH MA MD TN
- (30) Priority: 13.12.2019 US 201962947815 P 03.12.2020 US 202017111373
- (71) Applicants:
 - STMicroelectronics International N.V. 1228 Plan-les-Ouates, Geneva (CH)
 - STMicroelectronics S.r.l. Agrate Brianza (IT)

(72) Inventors:CHAWLA, Nitin

(51) Int Cl.:

- 201304 NOIDA (IN) • GROVER, Anuj
- 110017 NEW DELHI (IN) • DESOLI, Giuseppe

G11C 11/417 (2006.01)

- 22042 SAN FERMO DELLA BATTAGLIA (IT)
 DHORI, Kedar Janardan
- 201010 GHAZIABAD (IN)
- BOESCH, Thomas 6821 ROVIO (CH)
 KUMAR, Promod
- 201312 GREATER NOIDA (IN)
- (74) Representative: Casalonga Casalonga & Partners Bayerstraße 71/73 80335 München (DE)

(54) COMPUTING SYSTEM POWER MANAGEMENT DEVICE, SYSTEM AND METHOD

(57) Systems and devices are provided to enable granular control over a retention or active state of each of a plurality of memory circuits, such as a plurality of memory cell arrays, within a memory. Each respective memory array of the plurality of memory arrays is coupled to a respective ballast driver and a respective active memory signal switch for the respective memory array.

One or more voltage regulators are coupled to a ballast driver gate node and to a bias node of at least one of the respective memory arrays. In operation, the respective active memory signal switch for a respective memory array causes the respective memory array to transition between an active state for the respective memory array and a retention state for the respective memory array.




FIG. 3A

15

20

25

30

Description

BACKGROUND

Technical Field

[0001] The present disclosure generally relates to digital logic power management. More particularly, but not exclusively, the present disclosure relates to the configuration and efficient operation of computing systems and ¹⁰ components in disparate power states.

Description of the Related Art

[0002] Advanced systems on a chip (SoCs) may include relatively large memory arrays of on-chip Static Random Access Memory (SRAM), with such SRAM memory arrays being associated with high power requirements when active (while being accessed). During low load conditions, large parts of such SRAM memory arrays may be placed in a low power condition termed retention, in which the data content of each memory array is retained without requiring the corresponding memory array to quickly respond to memory access requests. By reducing the voltage applied to the relevant SRAM memory array during retention, leakage current associated with the relevant SRAM memory array may be significantly reduced.

BRIEF SUMMARY

[0003] Typical solutions for tracking and/or managing retention voltages of digital logic circuits, such as SRAM memory arrays, have resulted in various degrees of inefficiency in high leakage conditions to maintain margins necessary to compensate for (or otherwise associated with) circuit manufacturing variations.

[0004] Systems and devices are provided to enable granular control over a retention or active state of each of a plurality of digital logic circuits, such as a plurality of memory cell arrays. For example, in an embodiment each respective digital circuit of the plurality of digital circuits is coupled to a respective ballast driver and a respective active signal switch for the respective digital circuit. One or more voltage regulators are coupled to the plurality of digital circuits via a bias node of at least one of the respective digital circuits. In operation, the respective active signal switch for a respective digital circuit causes the respective digital circuit to transition between an active state for the respective digital circuit and a retention state for the respective digital circuit.

BRIEF DESCRIPTION OF THE SEVERAL VIEWS OF THE DRAWINGS

[0005]

Figure 1 is a block diagram of an exemplary config-

uration of Static Random Access Memory (SRAM) included within a multi-processor computing system. Figure 2 depicts a known SRAM configuration comprising a coupled plurality of disparately sized memory arrays.

Figures 3A and 3B illustrate an embodiment of a coupled plurality of disparately sized memory arrays in accordance with techniques described herein.
Figure 4 illustrates an additional embodiment of a coupled plurality of disparately sized memory arrays in accordance with techniques described herein.
Figure 5 illustrates an additional embodiment of a coupled plurality of disparately sized memory arrays in accordance with techniques described herein.
Figure 5 illustrates an additional embodiment of a coupled plurality of disparately sized memory arrays in accordance with techniques described herein.
Figure 6 illustrates an additional embodiment of a coupled plurality of disparately sized memory arrays in accordance with techniques described herein.

coupled plurality of disparately sized memory arrays in accordance with techniques described herein. Figure 7 illustrates an additional embodiment of a coupled plurality of disparately sized memory arrays

in accordance with techniques described herein. Figure 8 illustrates an additional embodiment of a coupled plurality of disparately sized memory arrays in accordance with techniques described herein. Figure 9 depicts a block representation of an exemplary memory cell array in accordance with tech-

niques described herein. Figure 10 is a functional block diagram of an embodiment of an electronic device or system utilizing memory array management in accordance with techniques described herein.

DETAILED DESCRIPTION

[0006] In the following description, certain details are
set forth in order to provide a thorough understanding of various embodiments of devices, systems, methods and articles. However, one of skill in the art will understand that other embodiments may be practiced without these details. In other instances, well-known structures and
methods associated with, for example, circuits, such as transistors, integrated circuits, logic gates, memories, interfaces, bus systems, etc., have not been shown or described in detail in some figures to avoid unnecessarily obscuring descriptions of the embodiments.

⁴⁵ [0007] Unless the context requires otherwise, throughout the specification and claims which follow, the word "comprise" and variations thereof, such as "comprising," and "comprises," are to be construed in an open, inclusive sense, that is, as "including, but not limited to." Ref-⁵⁰ erence to "at least one of" shall be construed to mean either or both the disjunctive and the inclusive, unless the context indicates otherwise.

[0008] Reference throughout this specification to "one embodiment," or "an embodiment" means that a partic⁵⁵ ular feature, structure or characteristic described in connection with the embodiment is included in at least one embodiment. Thus, the appearances of the phrases "in one embodiment," or "in an embodiment" in various plac-

es throughout this specification are not necessarily referring to the same embodiment, or to all embodiments. Furthermore, the particular features, structures, or characteristics may be combined in any suitable manner in one or more embodiments to obtain further embodiments.

[0009] The headings are provided for convenience only, and do not interpret the scope or meaning of this disclosure.

[0010] The sizes and relative positions of elements in the drawings are not necessarily drawn to scale. For example, the shapes of various elements and angles are not drawn to scale, and some of these elements are enlarged and positioned to improve drawing legibility. Further, the particular shapes of the elements as drawn are not necessarily intended to convey any information regarding the actual shape of particular elements, and have been selected solely for ease of recognition in the drawings.

[0011] It will be appreciated that although descriptions of various techniques presented herein largely cite examples involving memory cell arrays (such as SRAM memory arrays), such techniques may be applicable to a variety of memory circuits, and indeed to a variety of other digital logic circuits, in which multiple power states may be maintained and/or otherwise utilized. For example, state machines or other digital circuits which employ one or more flip-flops to retain data may employ one or more of the techniques described herein, systems which employ multiple digital logic circuits maintained in different power states (e.g., power states associated with various operational modes, active state, standby state, selftest state, etc.) may employ one or more of the techniques disclosed herein, etc.

[0012] Figure 1 depicts an exemplary configuration of SRAM included within a multi-processor SoC 110, in which the SRAM is comprised of multiple disparately sized arrays of memory cells. As used herein, the terms memory array and memory cell array are used interchangeably. A memory array is organized as a plurality of rows and columns. In the depicted configuration, a first multiple-core processor 120a includes four distinct processing cores (respectively identified as Core1 121, Core2 122, Core3 123, and Core4 124), each having a 64 KB instruction cache and a 64 KB data cache. In particular, Core1 121 is associated with instruction cache 121i and data cache 121d; Core2 122 is associated with instruction cache 122i and data cache 122d; Core3 123 is associated with instruction cache 123i and data cache 123d; and Core4 124 is associated with instruction cache 124i and data cache 124d. In addition, the multiple-core processor 120a includes a shared 256 KB instruction cache 130i and a shared 256 KB data cache 130d, both of which are shared for use by each of Core1, Core2, Core3, and Core4.

[0013] Similarly, also in the depicted configuration of Figure 1, a second multiple-core processor 120b includes an additional four distinct processing cores (respectively identified as Core5 125, Core6 126, Core7 127, and Core8 128), each having a 128 KB instruction cache and a 128 KB data cache. In particular, Core5 125 is associated with instruction cache 125i and data cache 125d; Core6 126 is associated with instruction cache 126i and data cache 126d; Core7 127 is associated with instruction cache 127i and data cache 127d; and Core8 128 is associated with instruction cache 128i and data cache 128d. In addition, the processor 120b includes a shared

10 1 MB instruction cache 140i and a shared 1 MB data cache 140d, both of which are shared for use by each of Core5, Core6, Core7, and Core8.

[0014] Thus, in total the SoC 110 includes eight 64 KB SRAM memory arrays, eight 128 KB SRAM memory ar-

15 rays, two 256 KB SRAM memory arrays, and two 1 MB SRAM memory arrays for use by a total of eight distinct processing cores between the two multi-core processors 120a and 120b. It will be appreciated that the SoC 110 may comprise additional components (e.g., one or more

20 graphical processing units, graphics and/or memory interfaces, I/O interfaces, secondary storage components, analog and/or digital signal processing components, etc.) that are not shown for purposes of clarity.

[0015] Within SoC configurations such as that depicted 25 in Figure 2, each of multiple disparately sized memory arrays may share a common bias node. In the depicted configuration, a single voltage regulator 201 is coupled via a common bias node 212 to all of a plurality of multiple memory arrays (in particular, eight 64 KB memory arrays

30 202a-h, eight 128 KB memory arrays 204a-h, two 256 KB memory arrays 206a-b, and two 1 MB memory arrays 208a-b), and provides current to all of those multiple memory arrays while such memory arrays are in a state of retention. When an active memory signal SW is switched high via memory activation switch 210 to take such memory arrays out of retention, the common bias node 212 is pulled to ground, increasing the current through all of the memory arrays and preparing those

memory arrays for active access. However, the feedback 40 provided to regulator 201 via the common bias node 212 is thereby disrupted. As the active memory signal SW transitions from high to low, the regulator must quickly return to operation, requiring a high bandwidth loop. Because the output of the single regulator 201 does not

45 compensate for variations in process, operating voltage, and temperature, the memory cells of memory arrays 204, the regulator 201 and the switch 210 typically are over designed in order to operate under the worst possible conditions. In addition, it will be appreciated that in 50 the configuration of Figure 2, individual memory arrays may not enter into a retention state; instead, all of the coupled memory arrays are either in retention or in an active state, as determined by the active memory signal

55 [0016] Figures 3A and 3B present a partial schematic diagram in accordance with an embodiment of techniques described herein, in which each of a plurality of twenty disparately sized memory cell arrays (eight 64 KB

SW via memory activation switch 210.

memory arrays 302a-h, eight 128 KB memory arrays 310a-h, two 256 KB memory arrays 318a-b, and two 1 MB memory arrays 330a-b) is coupled to its own respective voltage regulator 334 having an input coupled to a bias node for the respective memory array and an output coupled a respective gate node of a respective ballast driver 338. In at least the depicted embodiment, the voltage regulator 338 may be a low drop-out regulator (LDO), a linear voltage regulator designed to operate with a very low input-to-output voltage differential (dropout voltage) in order to minimize the power dissipated as heat on the device. Compared to DC-DC switching converters, LDO regulators typically do not generate ripple as a result of the small number of external passive components needed. In the depicted embodiment, the respective voltage regulators facilitate maintaining high area efficiency over a wide range of loading conditions, offering increased granularity of small memory array wake-up and retention by controlling distributed ballast in each of those memory arrays. Such an embodiment enables retention till access with highly efficient current leakage recovery.

[0017] In the depicted embodiment, the eight 64 KB memory arrays 302a-h are each coupled to a respective LDO 304a-h and an active memory signal switch 306ah, which control entry and exit from retention for each corresponding coupled memory array. Each of the eight 128 KB memory arrays 310a-h is similarly coupled to a respective LDO 312a-h, as well as a respective active memory signal switch 314a-h. In a similar manner, each of the two 256 KB memory arrays 318a-b is coupled to a respective LDO 320a-b, as well as a respective active memory signal switch 322a-b; each of the two 1 MB memory arrays 330a-b is coupled to a respective LDO 332ab, as well as a respective active memory signal switch 338a-b. In notable contrast to the configuration of Figure 2 (in which a single signal SW activates or places into retention all or none of memory arrays 202a-h, 204a-h, 206a-b, and 208a-b), it will be appreciated that each of the memory arrays or instances of the depicted embodiment may be individually activated or placed in retention via its corresponding active memory signal switch.

[0018] Figure 3B provides a more granular schematic view of the LDO structure 332a coupled to 1 MB memory array 330a. Entry and exit from retention for the memory array 330a is controlled by active memory signal SW19 via switch 340a. The memory array 330a is coupled to LDO structure 332a, which comprises a differential amplifier 334a coupled between a bias node 336a and ballast driver 338a. While a second 1 MB memory array 308b is also depicted, the corresponding LDO structure coupled to memory array 308b is omitted for clarity. It will be appreciated that in the embodiment, a second LDO structure 332b is coupled to the second 1 MB memory array 330b, and that each of the corresponding LDO structures 304a-h, 312a-h, and 320a-b (respectively coupled to the individual memory arrays 302a-h, 310a-h, and 318a-b) includes a structure and components similar to those depicted with respect to LDO structure 332a. Each memory instance has a small ballast driver (e.g., ballast driver 338a). As the size of the memory instance increases, the size of the coupled ballast driver transistor also increases. Small instances have small drivers, which facilitates avoiding area loss due to over-design.

[0019] In an additional embodiment illustrated by Figure 4, a small ballast driver is respectively coupled to each of the memory arrays 302a-h, 310a-h, 318a-b, and 330a-b, and driven by a common low power differential

¹⁰ amplifier 410. In contrast to the embodiment depicted in Figure 3, a separate respective LDO structure (comprising a separate differential amplifier as well as the respective ballast driver) is not coupled to each memory array, and therefore the embodiment of Figure 4 may achieve

¹⁵ significant area savings while maintaining the ability to selectively determine which individual memory arrays enter a retention state. In the embodiment, one cluster of memory arrays (e.g., a group of memory arrays, such as 64 KB memory arrays 302) is assumed to enter into ²⁰ retention prior to other instances, and may therefore oparrate as a reference generator to produce V for the

erate as a reference generator to produce V_{bias} for the other clusters. For ease of illustration, the cluster of memory arrays assumed to enter into the retention state before the other memory arrays as shown is memory array

25 302. However, is some embodiments a different memory array may be assumed to enter into the retention mode prior to the other memory arrays, such as memory array 310. If memory array 310 enters into the retention mode prior to any block it acts as the V_{bias} reference generator as no other block is in retention yet. In some embodi-30 ments, when a first memory array of a plurality of memory arrays enters into a retention stage (e.g., memory array 302, 310, 318 or 330), switches may be provided to couple a bias node of that memory array (see switches 624, 35 626 of Figure 6) to the ballast driver to provide a reference voltage. Delay circuits may be employed (see delay block 710 of Figure 7) to stagger the timing of the entry of mem-

 [0020] As depicted, the embodiment of Figure 4 may
 ⁴⁰ be considered to provide a mixture of closed loop control (such as with respect to 64 KB memory arrays 302 and the differential amplifier 410) to regulate V_{bias}, and open loop control (such as with respect to differential amplifier 410 in conjunction with 128 KB memory arrays 310a-h,

ory arrays into a retention mode.

⁴⁵ 256 KB memory arrays 318a-b, and/or 1 MB memory arrays 330a-b). Typically, a differential amplifier having a high operational bandwidth is employed to accommodate rapid changes in the amount of memory in retention mode.

50 [0021] In an additional embodiment illustrated by Figure 5, the plurality of memory arrays additionally includes a 1 Kb replica memory array 515 coupled to a differential amplifier 510. The replica memory array 515 may be a small memory array having a topology similar or identical
 55 to the larger memory arrays coupled to the differential amplifier 510, and may be utilized in order to maintain the LDO in an active state while maintaining the bias node voltage V_{bias} at a voltage that is close to the desired

reference voltage for the distributed ballast driver. The replica array 515 operates in a closed loop, providing a gate bias to the distributed ballast and setting the bias voltage for those memory arrays that are operating in open loop mode (memory arrays 302, 310, 318, and 330). As in the embodiments of Figures 3-4, entry and exit from retention for each respective memory array is controlled by the corresponding active memory signals SW₁₋₂₀. In at least the depicted embodiment, in which the source bias NMOS transistors 530a, 532a, 534a, 536a, and 538a are controlled via V_{bias} and in which the topology of the replica memory array 515 may be substantially identical to that of the additional memory arrays 302a-h, 310a-h, 318a-b, and 330a-b, the voltages at the indicated nodes 520, 522, 524 and 526 may be maintained as substantially equal to the indicated GNDXD voltage at the input of differential amplifier 510 while the replica memory array 515 is in retention. This facilitates using differential amplifiers having lower operational bandwidths.

[0022] In an additional embodiment illustrated by Figure 6, a replica memory array 615 operates in the closed loop of an LDO structure 605, the bias node of the replica array 615 is coupled to a common bias node or line GNDXD. The LDO structure 605 is coupled to two memory instances, as illustrated SRAM instances 620 and 630. The SRAM instance 620 includes a first memory array 622, as well as distributed ballast drivers 626a to 626n; SRAM instance 630 includes a second memory array 632, as well as distributed ballast drivers 636a to 636n. Each column of the memory arrays 622 and 632 may have a corresponding distributed ballast driver 626i, 636i respectively. The distributed ballast drivers 626i, 636i of non-replica memory cell arrays 622 and 632 are included in the closed loop of the LDO structure 605 while those memory cell arrays are in retention. Feedback transistor switches 624 and 634 are respectively coupled between the common bias node or line GNDXD of the LDO structure 605 and the respective bias nodes or lines GNDX1, GNDX2 of each non-replica memory cell array 622 and 632; in the embodiment, the feedback transistor switches provide greater control of the feedback loop for LDO structure 605 by allowing physical shorting of bias node GNDXD and respectively each of bias nodes GNDX1 and GNDX2. With respect to SRAM instance 620, the feedback transistor switch 624 is closed when the source bias control SBC1 goes high and source bias control off SBCO1 goes low, placing the memory array 622 into retention. Conversely, when source bias control off SBCO1 goes high (readying memory array 622 for active access), SBC1 goes low, opening the feedback transistor switch 624 until the memory array 622 is once again in retention. The states of SBC1 and SBCO1 typically would be controlled so as to avoid closing both switch 624 and 625 at the same time, in order to avoid disturbance of feedback within LDO structure 605. In a similar manner, with respect to SRAM instance 630, the feedback transistor switch 634 is closed when the source bias control SBC2 goes high and source bias control off

SBCO2 goes low, placing the memory array 632 into retention. Conversely, when source bias control off SBCO2 goes high (readying memory array 632 for active access), SBC2 goes low, opening the feedback transistor switch 634 until the memory array 632 is once again in retention. Once again, the states of SBC2 and SBCO2 typically would be controlled so as to avoid closing both switch 624 and 625 at the same time, in order to avoid disturbance of feedback within the coupled LDO structure 605.

10 [0023] In an additional embodiment illustrated by Figure 7, the embodiment of Figure 6 has been modified to include an optional delay circuitry block 710 in series with the control signal SBC2 of the feedback transistor switch 634. The delay circuitry block 710 provides a time buffer

¹⁵ between the time at which memory array 632 is actively accessed and thereafter been placed in retention, such that the voltage of the bias node V_{bias} of the memory array 632 is allowed to settle to retention level and thereby avoid feedback disruption of the LDO structure 605.

- It will be appreciated that in various embodiments, such a delay block may be similarly coupled in series with the respective control signals corresponding to one or more additional memory arrays, such as in series with the control signal SBC1 of the feedback transistor switch 624 to
- ²⁵ avoid similar LDO feedback disruption via memory array 622. The delays to different memory arrays may be staggered to facilitate avoiding disruption of the feedback loop due to bringing a larger number of arrays into retention at the same time.

³⁰ [0024] In an additional embodiment illustrated by Figure 8, the embodiment of Figure 6 has been modified to include optional control logic 810 in series with the control signal SBC2 of the feedback transistor switch 634, such as to (with respect to memory array 632) sequence the

- ³⁵ source bias control off signal SBCO2 and the source bias control SBC2. The control logic 810 is further coupled to a comparator 815 which compares the voltage level of the memory array bias node GNDX2 and the feedback voltage GNDXD of the LDO structure 605. Via compara-
- 40 tor enable 818, control logic 810 enables the comparator 815 when the memory cell array changes from active access to retention (e.g., when SBCO2 goes low). In this and various embodiments, source bias control SBC2 is not asserted until the voltage difference between GNDXD

⁴⁵ and GNDX2 is within a threshold range. In this manner, LDO feedback disruption is reduced during the transition of memory array 632 from active access to retention.
 [0025] Embodiments have been described herein as having a plurality of memory arrays of disparate sizes.

⁵⁰ However, embodiments may have a plurality of memory arrays of the same size.

[0026] Figure 9 depicts a block representation of an exemplary memory cell array 901 in accordance with techniques described herein. In particular, memory cell array 901 comprises periphery logic 910, ten individual 256 KB memory arrays (respectively identified as memory arrays 920a-j), and distributed ballast drivers 930a-e, such that ballast drivers for the memory arrays 920a-

5

20

j are distributed and embedded within the memory cell array 901.

[0027] Figure 10 is a functional block diagram of an exemplary electronic device or system 1000 in which various embodiments described herein may be utilized. The system 1000 may be used, for example, to implement a convolutional neural network to classify sensor data. It will be appreciated that, as such neural networks may be very memory intensive, the ability to efficiently transition portions of memory into and out of retention as needed by the neural network may provide a major improvement with respect to the power management and overall performance of such neural networks. In various implementations, the system 1000 may comprise a system on a chip.

[0028] The system 1000 comprises a global memory 1002, which may serve for example as a primary memory, such as for one or more neural network processes or processing clusters, and for one or more host system 1004 processes or processing clusters. The global memory 1002 comprises memory management circuitry 1006 and one or more shared memory arrays 1008. It will be appreciated that the memory arrays 1008 may include one or more instances of memory cell arrays in accordance with the techniques described herein, such as one or more of memory arrays 302, 310, 318 and 330 of Figures 3A-3B and 4-5, memory arrays 622 and 632 of Figures 6-8, and memory cell array 901 of Figure 9. The memory management circuitry 1006, in operation, employs one or more memory management routines to allocate regions of the shared memory arrays 1008 to various processes executed by the system 1000.

[0029] As illustrated, the system 1000 comprises one or more data movers 1010, one or more memory bridges 1020, one or more sensors 1030 and corresponding sensor interfaces 1032, one or more convolutional accelerator engines 1040, and one or more connected engines 1050, which may be implemented and operate to produce a classification output 1060.

[0030] The data movers 1010, in operation, move data streams between IOs (e.g., sensor interfaces 1032), memory hierarchies (e.g., global memory 1002, memory bridges 1020), convolutional accelerators 1040 and connected engines 1050.

[0031] In some embodiments, the system 1000 may include more components than illustrated, may include fewer components than illustrated, may split illustrated components into separate components, may combine illustrated components, etc., and various combinations thereof.

[0032] According to at least one implementation, a system on chip (SoC) device may be summarized as including one or more processors, a memory coupled to the one or more processors and having a plurality of memory arrays, and one or more voltage regulators that are coupled to a ballast driver gate node and to a bias node of at least one of the respective memory arrays. Each respective memory arrays of the plurality of memory arrays

may be coupled to a respective ballast driver and a respective active memory signal switch for the respective memory array.

[0033] Each of the one or more voltage regulators may be a low dropout regulator (LDO).

[0034] In operation, the respective active memory signal switch for a respective memory array may cause the respective memory array to transition between an active state for the respective memory array and a retention
 10 state for the respective memory array.

[0035] Each respective memory array of the plurality of memory arrays may be coupled to a respective voltage regulator via a respective bias node of the respective memory array, and the output of the respective voltage

¹⁵ regulator may be coupled to a gate node of the respective ballast driver for the respective memory array.

[0036] The one or more voltage regulators coupled to the plurality of memory arrays may be a common voltage regulator having an output coupled to a respective gate node of each respective ballast driver for each memory array of the plurality of memory arrays.

[0037] The plurality of memory arrays may include a first set of memory arrays and an additional memory array. A bias node of the additional memory array may be

²⁵ coupled to a common bias node of the common voltage regulator and, in operation, the additional memory array may be maintained in a retention state. The additional memory array may have a size that is less than a size of any of the first set of memory arrays. A bias node of at
³⁰ least one memory array of the first set of memory arrays may be coupled to common bias node via a first switch; in operation, the first switch may be closed in response to an opening of the respective active memory signal

switch for the at least one memory array. The SoC device
may include delay circuitry coupled to the source node of the first transistor, such that in operation the delay circuitry delays the closing of the first switch in response to the opening of the respective active memory signal switch of the at least one memory array. The SoC device

40 may include control logic coupled to the first switch and the active memory signal switch for the at least one memory array, such that in operation, the control logic closes the first switch based at least in part on a voltage at the bias node of the additional memory array being within a

⁴⁵ threshold range of a voltage at the bias node of the at least one memory array.

[0038] The plurality of memory arrays may comprise static random access memory (SRAM).

[0039] The respective ballast drivers for the plurality of
 memory arrays may be embedded within the plurality of
 memory arrays and distributed within the plurality of
 memory arrays.

[0040] According to at least one other implementation, a computing system may be summarized as including one or more processors, a memory coupled to the one or more processors and having a plurality of memory arrays, and one or more voltage regulators that are coupled to a ballast driver gate node and to a bias node of at least one of the respective memory arrays. Each respective memory array of the plurality of memory arrays may be coupled to a respective ballast driver and a respective active memory signal switch for the respective memory array.

[0041] Each of the one or more voltage regulators may be a low dropout regulator (LDO).

[0042] Each respective memory array of the plurality of memory arrays may be coupled to a respective voltage regulator via a respective bias node of the respective memory array, and the output of the respective voltage regulator may be coupled to a gate node of the respective ballast driver for the respective memory array.

[0043] The one or more voltage regulators coupled to the plurality of memory arrays may be a single or common voltage regulator coupled to a respective gate node of each respective ballast driver for each memory array of the plurality of memory arrays.

[0044] The plurality of memory arrays may include a first set of memory arrays and an additional memory array. A bias node of the additional memory array may be coupled to a common bias node of the common voltage regulator and, in operation, the additional memory array may be maintained in a retention state. A bias node of at least one memory array of the first set of memory arrays may be coupled to the common bias node of the common voltage regulator via a first switch; in operation, the first switch may be closed in response to an opening of the respective active memory signal switch for the at least one memory array.

[0045] According to at least one additional implementation, a memory device may be summarized as including a plurality of memory arrays and one or more voltage regulators that are coupled to a ballast driver gate node and to a bias node of at least one of the respective memory arrays. Each respective memory array of the plurality of memory arrays may be coupled to a respective ballast driver and a respective active memory signal switch for the respective memory array such that in operation, the respective active memory signal switch for a respective memory array may cause the respective memory array to transition between an active state for the respective memory array and a retention state for the respective memory array.

[0046] Each respective memory array of the plurality of memory arrays may be coupled to a respective voltage regulator via a respective bias node of the respective memory array, and the output of the respective voltage regulator may be coupled to a gate node of the respective ballast driver for the respective memory array.

[0047] The one or more voltage regulators coupled to the plurality of memory arrays may be a common voltage regulator coupled to a respective gate node of each respective ballast driver for each memory array of the plurality of memory arrays.

[0048] The plurality of memory arrays may include a first set of memory arrays and an additional memory array. A bias node of the additional memory array may be

coupled to a common bias node of the common voltage regulator and, in operation, the additional memory array may be maintained in a retention state. A bias node of at least one memory array of the first set of memory arrays

⁵ may be coupled to the common bias node of the common voltage regulator via a first switch, such that in operation, the first switch is closed in response to opening of the respective active memory signal switch for the at least one memory array.

10 [0049] According to an additional implementation, a system may be summarized as including one or more processors; a memory that is coupled to the one or more processors and has a plurality of memory arrays that includes a first set of memory arrays and an additional

¹⁵ memory array that, in operation, is maintained in a retention state; a voltage regulator coupled to a gate node of a respective ballast driver for each memory array of the plurality of memory arrays and to a bias node of the additional memory array; a first switch coupled between a

²⁰ bias node of at least one memory array of the first set of memory arrays and the bias node of the additional memory array; and control logic coupled to the first switch and to the active memory signal switch for the at least one memory array. Each respective memory array of the plu-

rality of memory arrays may be coupled to a respective ballast driver and a respective active memory signal switch for the respective memory array. In operation, the control logic may close the first switch responsive to a voltage at the bias node of the additional memory array
being within a threshold range of a voltage at the bias

node of the at least one memory array.

[0050] In an embodiment, a method comprises: executing one or more processes on a system on chip (SoC) having one or more processing cores and a memory, the
³⁵ memory having a plurality of memory arrays, wherein each respective memory array of the plurality of memory arrays is coupled to a respective ballast driver and a respective active memory signal switch for the respective

memory array; and controlling, during the execution of
 the one or more processes, the respective active memory
 signal switches of the plurality of memory arrays to place
 the respective memories arrays in an active or a retention
 mode of operation. In an embodiment, the memory comprises a voltage regulator coupled to a ballast driver gate

45 node and to a bias node of at least one of the respective memory arrays. In an embodiment, each respective memory array of the plurality of memory arrays is coupled to a respective voltage regulator via a respective bias node of the respective memory array, and the output of 50 the respective voltage regulator is coupled to a gate node of the respective ballast driver for the respective memory array. In an embodiment, the plurality of memory arrays includes a first set of memory arrays and an additional memory array, wherein the a bias node of the additional 55 memory array is coupled to a common bias node of a common voltage regulator, and the method comprises maintaining the additional memory array in a retention state during execution of the one or more processes. In

25

30

35

40

45

an embodiment, the additional memory array has a size that is less than a size of any of the first set of memory arrays. In an embodiment, the method comprises selectively coupling a bias node of at least one memory array of the first set of memory arrays to the common bias node of the common voltage regulator in response to transitioning the at least one memory array into a retention state. In an embodiment, the method comprises delaying the selective coupling. In an embodiment, the method comprises coupling the bias node of the additional memory array to the bias node of the at least one memory array based on a comparison of a voltage at the bias node of the additional memory array to a voltage at the bias node of the at least one memory array.

[0051] In an embodiment, a non-transitory computerreadable medium's contents cause a computing system of a system-on-a-chip (SoC) to perform a method in accordance with one or more embodiments of the methods disclosed herein. In an embodiment, the contents include instructions, which, when executed by the SoC, cause ²⁰ the SoC to perform the method.

[0052] Some embodiments may take the form of or comprise computer program products. For example, according to one embodiment there is provided a computer readable medium comprising a computer program adapted to perform one or more of the methods or functions described above. The medium may be a physical storage medium, such as for example a Read Only Memory (ROM) chip, or a disk such as a Digital Versatile Disk (DVD-ROM), Compact Disk (CD-ROM), a hard disk, a memory, a network, or a portable media article to be read by an appropriate drive or via an appropriate connection, including as encoded in one or more barcodes or other related codes stored on one or more such computer-readable mediums and being readable by an appropriate reader device.

[0053] Furthermore, in some embodiments, some or all of the methods and/or functionality may be implemented or provided in other manners, such as at least partially in firmware and/or hardware, including, but not limited to, one or more application-specific integrated circuits (ASICs), digital signal processors, discrete circuitry, logic gates, standard integrated circuits, controllers (e.g., by executing appropriate instructions, convolutional accelerators, and including microcontrollers and/or embedded controllers), field-programmable gate arrays (FPGAs), complex programmable logic devices (CPLDs), etc., as well as devices that employ RFID technology, and various combinations thereof.

[0054] The various embodiments described above can be combined to provide further embodiments. Aspects of the embodiments can be modified, if necessary to employ concepts of the various patents, applications and publications to provide yet further embodiments.

[0055] These and other changes can be made to the embodiments in light of the above-detailed description. In general, in the following claims, the terms used should not be construed to limit the claims to the specific em-

bodiments disclosed in the specification and the claims, but should be construed to include all possible embodiments along with the full scope of equivalents to which such claims are entitled. Accordingly, the claims are not limited by the disclosure.

Claims

¹⁰ **1.** A system on chip (SoC) device, comprising:

one or more processors;

a memory coupled to the one or more processors and having a plurality of memory circuits, wherein each respective memory circuits of the plurality of memory circuits is coupled to a respective ballast driver and a respective active memory signal switch for the respective memory circuit; and

one or more voltage regulators that are coupled to a ballast driver gate node and to a bias node of at least one of the respective memory circuits.

- The SoC device of claim 1, wherein each of the one or more voltage regulators is a low dropout regulator (LDO).
- 3. The SoC device of claim 1 wherein, in operation, the respective active memory signal switch for a respective memory circuit causes the respective memory circuit to transition between an active state for the respective memory circuit and a retention state for the respective memory circuit.
- 4. The SoC device of claim 1, wherein each respective memory circuit of the plurality of memory circuits is coupled to a respective voltage regulator via a respective bias node of the respective memory circuit, and wherein the output of the respective voltage regulator is coupled to a gate node of the respective ballast driver for the respective memory circuit.
- The SoC device of claim 1, wherein the one or more voltage regulators coupled to the plurality of memory circuits is a common voltage regulator coupled to a respective gate node of each respective ballast driver for each memory circuit of the plurality of memory circuits.
- 50 6. The SoC device of claim 5, wherein the plurality of memory circuits includes a first set of memory circuits and an additional memory circuit, wherein a bias node of the additional memory circuit is coupled to a common bias node of the common voltage regulator, and wherein the additional memory circuit, in operation, is maintained in a retention state.
 - 7. The SoC device of claim 6, wherein the additional

10

15

memory circuit has a size that is less than a size of any of the first set of memory circuits.

- 8. The SoC device of claim 6, wherein a bias node of at least one memory circuit of the first set of memory circuits is coupled to the common bias node of the common voltage regulator via a first switch, and wherein in operation, the first switch is closed in response to opening of the respective active memory signal switch for the at least one memory circuit.
- 9. The SoC device of claim 8 comprising delay circuitry coupled to the switch, wherein in operation the delay circuitry delays the closing of the first switch in response to the opening of the respective active memory signal switch of the at least one memory circuit.
- **10.** The SoC device of claim 1 wherein the plurality of memory circuits includes a first set of memory circuits, and an additional memory circuit that during 20 operation is maintained in a retention state, wherein the SoC device comprises control logic coupled to the active memory signal switch for at least one memory circuit of the first set of memory circuits and 25 to a first switch that is coupled between a bias node of the additional memory circuit and a bias node of the at least one memory circuit, and wherein in operation the control logic closes the first switch based at least in part on a voltage at the bias node of the additional memory circuit being within a threshold 30 range of a voltage at the bias node of the at least one memory circuit.
- The SoC device of claim 1, wherein the plurality of memory circuits comprise static random access ³⁵ memory (SRAM) arrays.
- 12. The SoC device of claim 1, wherein the respective ballast drivers for the plurality of memory circuits are embedded within the plurality of memory circuits and distributed within the plurality of memory circuits.
- **13.** A computing system, comprising:

one or more processors;

a memory coupled to the one or more processors and having a plurality of memory circuits, wherein each respective memory circuit of the plurality of memory circuits is coupled to a respective ballast driver and a respective active memory signal switch for the respective memory circuit; and

one or more voltage regulators that are coupled to a ballast driver gate node and to a bias node of at least one of the respective memory circuits.

14. The computing system of claim 13, wherein each of the one or more voltage regulators is a low dropout

regulator (LDO).

- **15.** The computing system of claim 13, wherein each respective memory circuit of the plurality of memory circuits is coupled to a respective voltage regulator via a respective bias node of the respective memory circuit, and wherein the output of the respective voltage regulator is coupled to a gate node of the respective ballast driver for the respective memory circuit.
- 16. The computing system of claim 13, wherein the one or more voltage regulators coupled to the plurality of memory circuits is a common voltage regulator coupled to a respective gate node of each respective ballast driver for each memory circuit of the plurality of memory circuits.
- **17.** The computing system of claim 16, wherein the plurality of memory circuits includes a first set of memory circuits and an additional memory circuit, wherein a bias node of the additional memory circuit is coupled to a common bias node of the common voltage regulator, and wherein the additional memory circuit, in operation, is maintained in a retention state.
- 18. The computing system of claim 17, wherein a bias node of at least one memory circuit of the first set of memory circuits is coupled to the common bias node of the common voltage regulator via a first switch, and wherein in operation, the first switch is closed in response to opening of the respective active memory signal switch for the at least one memory circuit.
- **19.** The computing system of claim 13 wherein the plurality of memory circuits comprises a plurality of memory arrays.
- 20. A memory device, comprising:

a plurality of memory circuits, wherein each respective memory circuit of the plurality of memory circuits is coupled to a respective ballast driver and a respective active memory signal switch for the respective memory circuit, and wherein in operation, the respective active memory signal switch for a respective active memory signal switch for a respective memory circuit causes the respective memory circuit to transition between an active state for the respective memory circuit and a retention state for the respective memory circuit; and one or more voltage regulators that are coupled

to a ballast driver gate node and to a bias node of at least one of the respective memory circuits.

21. The memory device of claim 20, wherein each respective memory circuit of the plurality of memory circuits is coupled to a respective voltage regulator

40

45

50

10

15

20

25

30

45

50

via a respective bias node of the respective memory circuit, and wherein the output of the respective voltage regulator is coupled to a gate node of the respective ballast driver for the respective memory circuit.

- 22. The memory device of claim 20, wherein the one or more voltage regulators coupled to the plurality of memory circuits is a common voltage regulator having an output coupled to a respective gate node of each respective ballast driver for each memory circuit of the plurality of memory circuits.
- **23.** The memory device of claim 22, wherein the plurality of memory circuits includes a first set of memory circuits and an additional memory circuit, wherein a bias node of the additional memory circuit is coupled to a common bias node of the common voltage regulator, and wherein the additional memory circuit, in operation, is maintained in a retention state.
- 24. The memory device of claim 23, wherein a bias node of at least one memory circuit of the first set of memory circuits is coupled to the common bias node of the common voltage regulator via a first switch, and wherein in operation, the first switch is closed in response to opening of the respective active memory signal switch for the at least one memory circuit.
- **25.** A method, comprising:

regulating, using one or more voltage regulators, voltages provided to a respective ballast gate driver nodes of a plurality of memory circuits of a system on chip (SoC) device; 35 controlling, using respective active memory signal switches, transitions of respective memory circuits of the plurality of memory circuits between an active state for the respective memory circuit and a retention state for the respective 40 memory circuit.

- **26.** The method of claim 25, wherein each of the one or more voltage regulators is a low dropout regulator (LDO).
- 27. The method of claim 25, wherein each respective memory circuit of the plurality of memory circuits is coupled to a respective voltage regulator via a respective bias node of the respective memory circuit, and wherein the output of the respective voltage regulator is coupled to a gate node of the respective ballast driver for the respective memory circuit.
- 28. The method of claim 25, wherein the one or more ⁵⁵ voltage regulators is a common voltage regulator coupled to a respective gate node of each respective ballast driver for each memory circuit of the plurality

of memory circuits.

- 29. The method of claim 28, wherein the plurality of memory circuits includes a first set of memory circuits and an additional memory circuit, wherein a bias node of the additional memory circuit is coupled to a common bias node of the common voltage regulator, wherein the method comprises maintaining the additional memory circuit in a retention state.
- **30.** The method of claim 28, wherein a bias node of at least one memory circuit of the first set of memory circuits is coupled to the common bias node of the common voltage regulator via a first switch, and the method comprises closing the first switch in response to opening of the respective active memory signal switch for the at least one memory circuit.
- **31.** The method of claim 30 comprising delaying the closing of the first switch in response to the opening of the respective active memory signal switch of the at least one memory circuit.
- **32.** The method of claim 25 wherein the plurality of memory circuits includes a first set of memory circuits, and an additional memory circuit and the method comprises:

maintaining the additional memory circuit in a retention state; and

selectively coupling a bias node of the additional memory circuit to a bias node of at least one memory circuit of the plurality of memory circuits based on a voltage at the bias node of the additional memory circuit being within a threshold range of a voltage at the bias node of the at least one memory circuit.




FIG.






FIG. 2





13






FIG. 3B







15






16








(.			
	Bi†–slices 256x8	<u>920e</u>	Ballast <u>930e</u>	Bit-slices 256x8	<u>920j</u>	
	Bi†–slices 256x8	<u>920d</u>	Ballast <u>930d</u>	Bit–slices 256x8	<u>920i</u>	
	Bit–slices 256x8	<u>920c</u>	Ballast <u>930c</u>	Bit–slices 256x8	<u>920h</u>	
	Bit-slices 256x8	<u>920b</u>	Ballast <u>930b</u>	Bit–slices 256x8	<u>920g</u>	
	Bit–slices 256 rows x8 cols	<u>920a</u>	Ballast <u>930a</u>	Bit-slices 256 rows x8 cols	<u>920f</u>	Bit-slice
	<u>910</u>		Perip hery logic			

106 -----

Array

FIG. 9

EP 3 836 144 A1





EUROPEAN SEARCH REPORT

Application Number EP 20 21 2102

		DOCUMENTS CONSID	ERED TO BE RELEVANT			
	Category	Citation of document with in of relevant pass	ndication, where appropriate, ages	Relevant to claim	CLASSIFICATION OF THE APPLICATION (IPC)	
	х	US 2011/261609 A1 (27 October 2011 (20	(SESHADRI ANAND [US]))11-10-27)	1-5, 11-16, 19-22, 25-28	INV. G11C11/417 G11C5/14	
	Y A	* paragraphs [0014] [0021], [0035] - [0075]; figures 2,	, [0017], [0018], [0044], [0063] - 5a-6a *	6,7,17, 23,29 8-10,18, 24,30-32		
	x	US 2007/280009 A1 (AL) 6 December 2007	(OTSUKA NOBUAKI [JP] ET 7 (2007-12-06)	1-5, 11-16, 19-22, 25-28		
	Y	* paragraphs [0035] *	- [0076]; figures 1-5	6,7,17, 23,29		
	A			8-10,18, 24,30-32		
	Y	[US] ET AL) 13 Sept	(RAMARAJU RAVINDRARAJ :ember 2012 (2012-09-13) - [0026]; figure 1 *	6,7,17, 23,29 1-5,	TECHNICAL FIELDS	
		אמימטימטווג נטטוצן	- [0020], Higure I "	8-16, 18-22,	G11C	
				24-28, 30-32		
	A	30 November 2006 (2	(HIRABAYASHI OSAMU [JP]) 2006-11-30) - [0083]; figures 6-13	1-32		
1		The present search report has	•	•		
4C01)		Place of search The Hague	Date of completion of the search 15 April 2021	Vid	Examiner al Verdú, Jorge	
EPO FORM 1503 03.82 (P04C01)	X : part Y : part	ATEGORY OF CITED DOCUMENTS icularly relevant if taken alone icularly relevant if combined with anot ument of the same category	aken alone E : earlier patent doc after the filing date combined with another D : document cited in		n the application	
FORM	A : technological background O : non-written disclosure P : intermediate document			corresponding		

EP 3 836 144 A1

ANNEX TO THE EUROPEAN SEARCH REPORT ON EUROPEAN PATENT APPLICATION NO.

EP 20 21 2102

5

This annex lists the patent family members relating to the patent documents cited in the above-mentioned European search report. The members are as contained in the European Patent Office EDP file on The European Patent Office is in no way liable for these particulars which are merely given for the purpose of information.

15-04-2021

10	Patent document cited in search report		Publication date		Patent family member(s)	Publication date
15	US 2011261609	A1	27-10-2011	CN JP JP US WO	102844817 A 5822914 B2 2013525936 A 2011261609 A1 2011133763 A2	26-12-2012 25-11-2015 20-06-2013 27-10-2011 27-10-2011
20	US 2007280009	A1	06-12-2007	JP JP US US	4936749 B2 2007250586 A 2007211545 A1 2007280009 A1	23-05-2012 27-09-2007 13-09-2007 06-12-2007
	US 2012230126	A1	13-09-2012	NONE		
25	US 2006268628	A1	30-11-2006	JP JP US	4660280 B2 2006331519 A 2006268628 A1	30-03-2011 07-12-2006 30-11-2006
30						
35						
40						
45						
50						
25 PO FORM P0459	For more details about this annex	: see O	fficial Journal of the Europ	ean Pat	ent Office, No. 12/82	