
| (19) Europäisches<br>Patentamt<br>European<br>Patent Office<br>Office européen<br>des brevets   | (11) EP 3 890 006 A1   |  |  |  |
|---|--|--|--|--|
|   | ENT APPLICATION<br>ace with Art. 153(4) EPC  |  |  |  |
| <ul> <li>(43) Date of publication:<br/>06.10.2021 Bulletin 2021/40</li> <li>(21) Application number: 19890821.2</li> </ul>  | (51) Int Cl.:<br>H01L 23/13 <sup>(2006.01)</sup><br>H05K 1/09 <sup>(2006.01)</sup><br>H05K 3/38 <sup>(2006.01)</sup>   |  |  |  |
| (22) Date of filing: <b>29.11.2019</b>  | <ul> <li>(86) International application number:<br/>PCT/JP2019/046867</li> <li>(87) International publication number:<br/>WO 2020/111256 (04.06.2020 Gazette 2020/23)</li> </ul>   |  |  |  |
| <ul> <li>(84) Designated Contracting States:</li> <li>AL AT BE BG CH CY CZ DE DK EE ES FI FR GB<br/>GR HR HU IE IS IT LI LT LU LV MC MK MT NL NO<br/>PL PT RO RS SE SI SK SM TR<br/>Designated Extension States:</li> <li>BA ME<br/>Designated Validation States:</li> <li>KH MA MD TN</li> </ul> | <ul> <li>(72) Inventors:</li> <li>YAMASHITA, Kyohei<br/>Kyoto-shi, Kyoto 612-8501 (JP)</li> <li>HOSOI, Yoshihiro<br/>Kyoto-shi, Kyoto 612-8501 (JP)</li> <li>(74) Representative: Viering, Jentschura &amp; Partner<br/>mbB<br/>Patent- und Rechtsanwälte</li> </ul> |  |  |  |
| (30) Priority: <b>30.11.2018 JP 2018224350</b>  | Am Brauhaus 8<br>01099 Dresden (DE)  |  |  |  |
| (71) Applicant: Kyocera Corporation<br>Kyoto-shi, Kyoto 612-8501 (JP)   |  |  |  |  |

# (54) CIRCUIT BOARD, ELECTRONIC DEVICE, AND ELECTRONIC MODULE

(57) Provided is a wiring substrate in which a high bond strength can be obtained between an insulating substrate that contains AIN (aluminum nitride) and a Cu (copper)-based conductor layer. The wiring substrate comprises the insulating substrate that contains AIN, the conductor layer that contains Cu, and an intermediate layer that is located between the insulating substrate and the conductor layer. The intermediate layer has a first region that is close to the insulating substrate and a second region that is close to the conductor layer, wherein the second region has a Cu concentration that is higher than that of the first region and the first region has an Al concentration that is higher than that of the second region.



Printed by Jouve, 75001 PARIS (FR)

## Description

**Technical Field** 

<sup>5</sup> [0001] The present disclosure relates to a wiring substrate, an electronic device and an electronic module.

Background Art

[0002] In JPH 5-182926 A, there is disclosed a manufacturing method of a wiring substrate in which an AI (aluminum)-based wiring is disposed on a substrate with a barrier metal layer in between. In this manufacturing method, after a small-diameter connecting hole is formed in the surface of the substrate, the barrier metal layer and the wiring layer are successively formed by sputtering. As the barrier metal layer, a Ti-based material is used.

Summary of Invention

15

Solution to Problem

[0003] A wiring substrate according to the present disclosure includes:

- 20 an insulating substrate containing AIN;
  - a conductor layer containing Cu; and

an interlayer located between the insulating substrate and the conductor layer,

wherein in the interlayer, between a first region near the insulating substrate and a second region near the conductor layer,

25

- Cu concentration is higher in the second region than in the first region, and Al concentration is higher in the first region than in the second region.
- [0004] An electronic device according to the present disclosure includes:
  - the above wiring substrate; and an electronic component mounted on the wiring substrate.
  - [0005] An electronic module according to the present disclosure includes:

35

30

the above electronic device; and a module board where the electronic device is mounted.

Advantageous Effects of Invention

40

50

55

**[0006]** According to the present disclosure, there can be provided a wiring substrate having high bond strength between an insulating substrate containing AIN and a conductor layer having Cu as a constituent element, and an electronic device and an electronic module each having the wiring substrate.

<sup>45</sup> Brief Description of Drawings

## [0007]

- FIG. 1A shows a wiring substrate according to an embodiment of the present disclosure.
- FIG. 1B is a part-enlarged view of a part of the wiring substrate shown in FIG. 1A.
- FIG. 1C shows an electronic module according to the embodiment of the present disclosure.

FIG. 2A shows concentration distributions of constituent elements in and around an interlayer of the wiring substrate of the embodiment.

- FIG. 2B shows concentration distributions of the constituent elements in and around an interlayer of a comparative example.
  - FIG. 3 is a sectional view of structure at and around an interface of an insulating substrate.
  - FIG. 4 shows concentration distributions of constituent elements in and around the interface in a recess.
  - FIG. 5 is a diagram to explain an example of a manufacturing method of the wiring substrate of the embodiment.

#### **Description of Embodiments**

[0008] Hereinafter, an embodiment(s) of the present disclosure will be described in detail with reference to the drawings.

[0009] FIG. 1A is a sectional view of a wiring substrate according to an embodiment of the present disclosure. FIG.

<sup>5</sup> 1B is a part-enlarged view of a part of the wiring substrate shown in FIG. 1A. FIG. 1C is a sectional view of an electronic module according to the embodiment of the present disclosure.

**[0010]** A wiring substrate 10 of this embodiment has an insulating substrate 12 and a conductor layer 14 formed on the plate surface of the insulating substrate 12. The conductor layer 14 is formed with a pattern on the insulating substrate 12, and functions as a wiring for transmitting signals or electric power or functions as an electrode or a connection pad

- for connecting an electronic component 20, such as an optical element. In the insulating substrate 12 and on the back surface of the insulating substrate 12 (on a side thereof opposite the conductor layer 14), a wiring(s) and/or a connection pad(s) 31 (FIG. 1C) may also be provided. The wiring substrate 10 may be a package having a recess where the electronic component 20 is housed.
- [0011] An electronic device 40 of this embodiment is, as shown in FIG. 1C, configured by mounting the electronic component 20 on the wiring substrate 10 shown in FIG. 1A. The electronic component 20 is mounted such that a terminal of the electronic component 20 is electrically connected to the conductor layer 14. The connection form of the terminal of the electronic component 20 to the conductor layer 14 may be any form, examples of which include connection with a joining material, such as solder, and connection by wire bonding. In FIG. 1C, the electronic component 20 is mounted on the conductor layer 14, but may be mounted, of the wiring substrate 10, a portion where the conductor layer 14 is
- not present. As the electronic component 20, various electronic components are applicable, which include: optical elements, such as an LD (Laser Diode), a PD (Photo Diode) and an LED (Light Emitting Diode); imagers, such as a CCD (Charge Coupled Device) and a CMOS (Complementary Metal Oxide Semiconductor) device; piezoelectric vibrators, such as a crystal oscillator; surface acoustic wave devices; semiconductor devices, such as a semiconductor integrated circuit (IC) device; electric capacitors; inductors; and resistors.
- <sup>25</sup> **[0012]** An electronic module 100 of this embodiment is, as shown in FIG. 1C, configured by mounting the electronic device 40 on a module board 110. On the module board 110, in addition to the electronic device 40, other electronic component(s) and/or electric component(s) may be mounted. The module board 110 has a circuit wiring and a connection pad 111 that connects components. The electronic device 40 can be mounted on the module board 110, for example, via (with) a joining material 113, such as solder.

30

35

<Wiring Substrate>

**[0013]** The insulating substrate 12 of the wiring substrate 10 contains AIN (aluminum nitride) as a main component of constituent elements. The conductor layer 14 contains Cu (copper) as a constituent element. At the interface between the insulating substrate 12 and the conductor layer 14, an interlayer 16 is present. The interlayer 16 has a thickness of about 20 nm to 80 nm.

**[0014]** FIG. 2A shows concentration distributions of constituent elements in and around the interlayer of the wiring substrate of the embodiment. FIG. 2B shows concentration distributions of the constituent elements in and around an interlayer of a comparative example. The constituent elements of the interlayer 16 and the concentration distributions

- 40 of the constituent elements in the interlayer 16 described hereinafter were obtained by measurement with TEM-EELS (Electron Energy-Loss Spectroscopy). The concentration distributions are expressed by concentrations with at% (atomic percent). The graphs shown in FIG. 2A and FIG. 2B do not show values of the concentration distributions precisely, but show changes of the values in a simplified manner.
- [0015] As shown in FIG. 2A, the interlayer 16 contains AI (aluminum), N (nitrogen) and Cu (copper). If, among regions of the interlayer 16, a first region 16r1 near the insulating substrate 12 is compared with a second region 16r2 near the conductor layer 14, Cu concentration is higher in the second region 16r2 than in the first region 16r1. Further, AI concentration is higher in the first region 16r1 than in the second region 16r2. Still further, N concentrations may be higher in the first region 16r1 than in the second region 16r2. In the interlayer 16, The AI and N concentrations may gradually decrease in a direction from the insulating substrate 12 to the conductor layer 14. The first region 16r1 and the second
- <sup>50</sup> region 16r2 are two regions that do not overlap one another and have an arbitrary thickness (e.g. a thickness of 10% of the interlayer 16) in the layer direction. The first region 16r1 may be a region closer to the insulating substrate 12 than the second region 16r2 is, and the second region 16r2 may be a region closer to the conductor layer 14 than the first region 16r1 is. Alternatively, the first region 16r1 may be a region closer to the insulating substrate 12 than to the center of the interlayer 16, and the second region 16r2 may be a region closer to the conductor layer 14 than to the center of the interlayer 16, and the second region 16r2 may be a region closer to the conductor layer 14 than to the center of the interlayer 16.
- <sup>55</sup> the interlayer 16.

**[0016]** The constituent elements of the interlayer 16 may have the following concentration distributions, to be more specific. That is, AI and N concentration gradients are each a gradient in which the closer the position in the interlayer 16 is to the conductor layer 14, the lower the concentration is, and Cu concentration gradient is a gradient in which the

closer the position in the interlayer 16 is to the conductor layer 14, the higher the concentration is. These concentration gradients may exist from the conductor layer 14 side to the insulating substrate 12 side of the interlayer 16.

**[0017]** The interlayer 16 may further contain C (carbon). If the interlayer 16 contains C, however, C concentration of the interlayer 16 is 10 at% or less. This C concentration, which is 10 at% or less, may be approximately the same as C concentration of the conductor layer 14.

**[0018]** FIG. 2B, which shows the comparative example, shows the concentration distributions of the constituent elements of the interface not subjected to sintering under predetermined conditions described below. In the comparative example, changes of the concentrations of the constituent elements (AI, N, Cu) are steep on an insulating substrate 212 side of an interlayer 216 and on a conductor layer 214 side of the interlayer 216.

- <sup>10</sup> **[0019]** Further, the interlayer 216 of the comparative example has high C concentrations and has a portion(s) containing C at a concentration equal to or more than the sum of the Al, N and Cu concentrations, for example. If the conductor layer 214 is generated by plating, carbon component contained in the plating solution gets mixed in the interlayer 216, and the interlayer 216, which is not subjected to the sintering under predetermined conditions described below, has high C concentrations.
- 15

5

<Adhesive Component>

[0020] FIG. 3 is a sectional view of structure at and around an interface of an insulating substrate.

- [0021] The insulating substrate 12 has a large number of fine recesses 12D, each of which is as shown in FIG. 3, at the interface between itself and the conductor layer 14. The constituent element(s) of the conductor layer 14 enters each recess 12D, and the interlayer 16 is formed between the insulating substrate 12 and the conductor layer 14 not only at the interface of the region outside the recess 12D but also on the inner surface of the recess 12D. The element components and the concentration distributions of the interlayer 16 are as described with reference to FIG. 2A.
- [0022] On the inner surface of the recess 12D, adhesive regions e1 containing TiO<sub>2</sub> (titanium oxide) as a constituent element are scattered. The adhesive regions e1 may also be scattered at the interface between the insulating substrate 12 and the conductor layer 14 of the region outside the recess 12D. The "scattered" means that at the interface between the insulating substrate 12 and the conductor layer 14, the adhesive region(s) e1 and region(s) other than the adhesive region(s) e1 coexist.
- [0023] Next, an interlayer 16A at a portion including the adhesive region e1 will be described. The interlayer 16A at the portion including the adhesive region e1 and the interlayer 16 at a portion not including the adhesive region e1 are distinguished from one another by these different reference signs. FIG. 4 shows concentration distributions of constituent elements in and around the interface including the adhesive region(s) e1 in a recess. The graph shown in FIG. 4 does not show values of the concentration distributions precisely, but show changes of the values in a simplified manner.
- [0024] The interlayer 16A contains AI, N, Cu, Ti (titanium) and O (oxygen). In the interlayer 16A too, AI, N and Cu concentration gradients in which AI, N and Cu concentrations gradually change exist. Directions of the AI, N and Cu concentration gradients are the same as those of the AI, N and Cu concentration gradients in the interlayer 16 described above. The AI, N and Cu concentration gradients exist from the insulating substrate 12 side to the conductor layer 14 side of the interlayer 16A. In the interlayer 16A too, the C concentration is 10 at% or less.
- [0025] Since the interlayer 16A contains Ti and O too, counter diffusion of Cu and Al is promoted in the sintering under predetermined conditions described below. Hence, the Al, N and Cu concentration gradients in the interlayer 16A are gentle as compared with those in the interlayer 16 at the portion not including the adhesive region e1.

[0026] Further, in the interlayer 16A including the adhesive region e1, O (oxygen) concentration gradient occurs on the conductor layer 14 side, so that adhesive strength of the conductor layer 14 is increased. Increase of the adhesive strength between the insulating substrate 12 and the conductor layer 14 in the recess 12D further increases the adhesive strength between the insulating substrate 12 and the conductor layer 14 as a whole.

#### <Adhesive Strength>

50

**[0027]** A test was carried out to obtain the adhesive strength between the conductor layer 14 and the insulating substrate 12 about the wiring substrate 10 of the embodiment and a board not subjected to the sintering under predetermined conditions described below. As the test method, to a first jig fixed to the insulating substrate 12 and a second jig fixed to the conductor layer 14, pull force in a direction to separate these from one another in a direction perpendicular to the interface was applied, and the maximum pull strength was measured as the adhesive strength. As the pull force is increased, the interface between the insulating substrate 12 and the conductor layer 14 fractures, or the insulating substrate 12 and the conductor layer 14 fractures.

<sup>55</sup> substrate 12 fractures. As a fracture mode, a proportion of fracture of the insulating substrate 12 was obtained. [0028] Three objects were tested, which were a board not subjected to sintering, a board subjected to sintering under conditions different from predetermined conditions described below, and the wiring substrate 10 of the embodiment subjected to the sintering under predetermined conditions described below and having the interface where the adhesive

### regions e1 were scattered.

**[0029]** As a result of the test, as shown in the following comparison table, a great improvement was observed in the adhesive strength of the wiring substrate 10 of the embodiment.

| 5 |   |  |
|---|---|--|
|   | 5 |  |
|   | 0 |  |

#### [TABLE I]

|    | [COMPARISON TABLE]   |  |   |
|----|--|--|---|
|    | TREATMENT  | FRACTURE MODE                                | ADHESIVE STRENGTH<br>[kgf/mm <sup>2</sup> ] |
| 10 | NO SINTERING   | FRACTURE OF<br>INSULATING<br>SUBSTRATE: 0%   | 2.59  |
| 15 | DIFFERENT SINTERING  | FRACTURE OF<br>INSULATING<br>SUBSTRATE: 20%  | 3.79  |
| 20 | SINTERING UNDER BELOW-DESCRIBED<br>PREDETERMINED CONDUCTIONS | FRACTURE OF<br>INSULATING<br>SUBSTRATE: 100% | 5.83  |

20

<Manufacturing Method>

[0030] FIG. 5 is a diagram to explain an example of a manufacturing method of the wiring substrate of the embodiment.
 [0031] The manufacturing method of the embodiment includes, in chronological order, a pretreatment step J1 of cleaning and drying an AIN substrate 70, a step J2 of applying an organic Ti solution 71 to the AIN substrate 70, and a baking step J3 of baking the AIN substrate 70 to which the organic Ti solution 71 has been applied. In the pretreatment step J1, anisotropic etching using an agent or reactive ions may be performed to form the fine recesses 12D in the surface of the AIN substrate 70. In the baking step J3, baking is performed under conditions of 400°C or higher and 30 minutes or longer. Thus, the organic Ti solution 71 solidifies and becomes a titanium oxide layer 71A. This manufacturing

minutes or longer. Thus, the organic 11 solution 71 so

**[0032]** In this manufacturing method, since the titanium oxide and the conductor layer 14 are formed by the applying, baking and plating, the wiring substrate 10 can be manufactured at low cost.

**[0033]** In the sintering step J5, in an atmosphere of an inert gas, sintering is performed under conditions of 300°C or higher and 30 minutes or longer. Through the sintering under these conditions, Cu of the electroless Cu plating 74 reaches the AIN substrate 70 through the titanium oxide layer 71A, so that at the interface, the interlayer 16 having AI, N and Cu concentration gradients is formed.

**[0034]** Further, through the sintering under the conditions, C (carbon) component of the electroless Cu plating 74 diffuses from the interface to the electroless Cu plating 74 side. In addition, through the sintering under the conditions,

- diffuses from the interface to the electroless Cu plating 74 side. In addition, through the sintering under the conditions, the C component of the electroless Cu plating 74 reacts with O (oxygen) component contained in the plating solution, and disperses to the outside as CO gas or CO<sub>2</sub> gas. Thus, C concentration of the interlayer 16 decreases to 10 at% or less.
   [0035] Further, through the sintering under the conditions, the titanium oxide layer 71A changes to the adhesive regions e1 scattered at the interface, and at the position of each adhesive region e1, the interlayer 16A containing Ti and O is formed.
- Iormed.
   [0036] As described above, according to the wiring substrate 10 of this embodiment, if, of the interlayer 16, the first region 16r1 near the insulating substrate 12 and the second region 16r2 near the conductor layer 14 are compared with one another, the Cu concentration is higher in the second region 16r2 than in the first region 16r1. Further, the Al concentration is higher in the first region 16r1 than in the second region 16r2. Due to these concentration gradients, from the insulating substrate 12 side to the conductor layer 14 side of the interlayer 16, change in coefficient of thermal
- from the insulating substrate 12 side to the conductor layer 14 side of the interlayer 16, change in coefficient of thermal expansion is gentle. This can reduce stress concentration due to difference in coefficient of thermal expansion between films, and achieve high adhesive strength between the insulating substrate 12 and the conductor layer 14.
   [0037] Further, in the interlayer 16, the N concentration is higher in the first region 16r1 near the insulating substrate 12 than in the second region 16r2 near the conductor layer 14. Hence, change in coefficient of thermal expansion in the
- interlayer 16 is gentler. This can further reduce stress concentration due to difference in coefficient of thermal expansion between films, and achieve higher adhesive strength between the insulating substrate 12 and the conductor layer 14. Similarly, in the interlayer 16, the AL and N concentrations gradually decrease in the direction from the insulating substrate 12 to the conductor layer 14. Hence, change in coefficient of thermal expansion in the interlayer 16 is gentler. This can

further reduce stress concentration due to difference in coefficient of thermal expansion between films, and achieve higher adhesive strength between the insulating substrate 12 and the conductor layer 14.

**[0038]** Further, according to the wiring substrate 10 of this embodiment, at the interface of the region outside the fine recesses 12D of the insulating substrate 12 and on the inner surfaces of the recesses 12D, the interlayer(s) 16 having

- AI, N and Cu concentration gradients is present. This can achieve higher adhesive strength between the insulating substrate 12 and the conductor layer 14.
   [0039] Further, according to the wiring substrate 10 of this embodiment, on the inner surfaces of the recesses 12D, the interlayer(s) 16A containing Ti and O is scattered. Ti and O forming no layer but being scattered can achieve gentler AI, N and Cu concentration gradients at portions where the interlayer 16A containing Ti and O is scattered and therearound,
- <sup>10</sup> and accordingly achieve higher adhesive strength of the interface. Further, achieving higher adhesive strength inside the recesses 12D can further increase the adhesive strength between the insulating substrate 12 and the conductor layer 14 as a whole.

**[0040]** Further, according to the wiring substrate 10 of this embodiment, in the interlayers 16, 16A, the C concentration is 10 at% or less. If C occupies an interface, strength of the interface decreases. In this embodiment, decrease of the

- strength due to C of the interface is suppressed. The structural element having the above C concentration and its effect are especially effective if the conductor layer 14 is formed by plating.
   [0041] Further, according to the electronic device 40 and the electronic module 100 of this embodiment, the wiring substrate 10 in which the adhesive strength of the conductor layer 14 is high is used. This exhibits an effect of achieving high reliability.
- 20 [0042] In the above, an embodiment(s) of the present disclosure has been described. However, the present invention is not limited to the above embodiment. For example, in the above embodiment, at the interface between the insulating substrate 12 and the conductor layer 14, the adhesive regions containing Ti and O are scattered, but this structure may not be provided. Further, the C (carbon) concentration of the interlayer may be different from that described in the above embodiment. Further, in the above embodiment, an example of the manufacturing method of the wiring substrate has
- <sup>25</sup> been described, but the wiring substrate according to the present invention may be manufactured by a manufacturing method different from that of the above embodiment. Further, the details described in the above embodiment can be appropriately modified within a range not departing from the scope of the invention.

Industrial Applicability

[0043] The present disclosure is applicable to a wiring substrate, an electronic device and an electronic module.

# Claims

35

45

30

1. A wiring substrate comprising:

an insulating substrate containing AIN;

- a conductor layer containing Cu; and
- 40 an interlayer located between the insulating substrate and the conductor layer,

wherein in the interlayer, between a first region near the insulating substrate and a second region near the conductor layer,


- Cu concentration is higher in the second region than in the first region, and AI concentration is higher in the first region than in the second region.
- 2. The wiring substrate according to claim 1, wherein N concentration is higher in the first region than in the second region.
- **3.** The wiring substrate according to claim 1 or 2, wherein in the interlayer, the Al concentration and N concentration gradually decrease in a direction from the insulating substrate to the conductor layer.
  - 4. The wiring substrate according to any one of claims 1 to 3,
- <sup>55</sup> wherein the insulating substrate has a plurality of recesses on a conductor layer side thereof, and wherein the interlayer is present outside the recesses and in the recesses.
  - 5. The wiring substrate according to claim 4, wherein the interlayer further contains Ti and O.


- 6. The wiring substrate according to claim 4, wherein Ti of the interlayer is scattered at an interface of the insulating substrate in the recesses.
- 7. The wiring substrate according to any one of claims 1 to 6, wherein from an insulating substrate side to a conductor layer side of the interlayer, C concentration is 10 at% or less.
  - 8. An electronic device comprising:


5


- the wiring substrate according to any one of claims 1 to 7; and
   an electronic component mounted on the wiring substrate.
  - **9.** An electronic module comprising:
- the electronic device according to claim 8; anda module board where the electronic device is mounted.

| 20 |  |  |  |
|----|--|--|--|
| 25 |  |  |  |
| 30 |  |  |  |
| 35 |  |  |  |
| 40 |  |  |  |
| 45 |  |  |  |
| 50 |  |  |  |
| 55 |  |  |  |



















*FIG.4* 





|    | INTERNATIONAL SEARCH REPORT  |  | International application No.<br>PCT/JP2019/046867   |   |                                   |
|----|--|--|--|---|-----------------------------------|
| 5  | Int. Cl. 1<br>H05K3/38(<br>FI: H05K1   | CATION OF SUBJECT MATTER<br>H01L23/13(2006.01)i, H05K1/03(2<br>2006.01)i<br>/09 A, H05K3/38 B, H01L23/12 C,<br>ernational Patent Classification (IPC) or to both nationa | H05K1/03 6   | 05K1/09(2006<br>10E   |                                   |
|    | B. FIELDS SE   | ARCHED   |  |   |                                   |
| 10 | Minimum docum  | nentation searched (classification system followed by cla<br>H01L23/13, H05K1/03, H05K1/09,  |  |   |                                   |
| 15 | Published exami<br>Published unexa<br>Registered util<br>Published regis   | amined utility model applications of Japan 197<br>Lity model specifications of Japan 199<br>stered utility model applications of Japan 199                               | 2-1996<br>1-2020<br>6-2020<br>4-2020   |   |                                   |
| 00 | Electronic data b  | ase consulted during the international search (name of c   | lata base and, where j   | practicable, search ter   | rms used)                         |
| 20 | C. DOCUMEN   | ITS CONSIDERED TO BE RELEVANT  |  |   |                                   |
|    | Category*  | Citation of document, with indication, where ap  | propriate, of the relev  | ant passages  | Relevant to claim No.             |
| 25 | X<br>A   | JP 5-218229 A (TOSHIBA CORP.)<br>paragraphs [0019]-[0021], [00   | -  |   | 1-5, 7-9<br>6                     |
|    | А  | JP 2016-058706 A (JX NIPPON MINING & METALS CORP.)<br>21 April 2016, paragraphs [0020]-[0043]  |  |   | 1-9                               |
| 30 | A  | A JP 60-177634 A (TOSHIBA CORP.) 11 September 1985,<br>page 2, upper right column, line 13 to page 3,<br>upper right column, line 2                                      |  | 1-9   |                                   |
| 35 |  |  |  |   |                                   |
| 40 | * Special cate   | cuments are listed in the continuation of Box C.   |  | oublished after the inte  | rnational filing date or priority |
| 45 | <ul> <li>"A" document defining the general state of the art which is not considered to be of particular relevance</li> <li>"E" earlier application or patent but published on or after the international filing date</li> <li>"L" document which may throw doubts on priority claim(s) or which is cited to establish the publication date of another citation or other special reason (as specified)</li> <li>"O" document referring to an oral disclosure, use, exhibition or other means</li> <li>"P" document published prior to the international filing date but later than the priority date claimed</li> </ul> |  | date and not in a<br>the principle or<br>"X" document of pa<br>considered nov<br>step when the d<br>"Y" document of pa<br>considered to<br>combined with<br>being obvious to | date and not in conflict with the application but cited to understand<br>the principle or theory underlying the invention<br>document of particular relevance; the claimed invention cannot be<br>considered novel or cannot be considered to involve an inventive<br>step when the document is taken alone<br>document of particular relevance; the claimed invention cannot be<br>considered to involve an inventive step when the document is<br>combined with one or more other such documents, such combination<br>being obvious to a person skilled in the art<br>document member of the same patent family |                                   |
| 50 | Date of the actual completion of the international search 30.01.2020   |  | Date of mailing of the international search report 10.02.2020  |   | ch report                         |
| 55 | Japan Pater<br>3-4-3, Kasu<br>Tokyo 100-   | g address of the ISA/<br>tt Office<br>migaseki, Chiyoda-ku,<br>8915, Japan<br>0 (second sheet) (January 2015)  | Authorized officer<br>Telephone No.  |   |                                   |

|    | INTERNATI<br>Information             | ONAL SEARCH REPO         | DRT  | International application No.<br>PCT/JP2019/046867 |                              |
|----|--------------------------------------|--------------------------|--|--|------------------------------|
|    | Patent Documents referred to in      | Publication Date         | Patent Fam   |  | 9/046867<br>Publication Date |
| 5  | the Report<br>JP 5-218229 A          | 27.08.1993               | US 5326623 A<br>column 5, line<br>column 6, line<br>column 7, line | e 49,<br>e 8 to                                    |                              |
| 10 | JP 2016-058706 A<br>JP 60-177634 A   | 21.04.2016<br>11.09.1985 | line 60, fig.<br>(Family: none)<br>(Family: none)                  | 4  |                              |
| 15 |                                      |                          |  |  |                              |
| 20 |                                      |                          |  |  |                              |
| 25 |                                      |                          |  |  |                              |
| 30 |                                      |                          |  |  |                              |
| 35 |                                      |                          |  |  |                              |
| 40 |                                      |                          |  |  |                              |
| 45 |                                      |                          |  |  |                              |
| 50 |                                      |                          |  |  |                              |
| 55 | Form PCT/ISA/210 (patent family anne | ex) (January 2015)       |  |  |                              |

## **REFERENCES CITED IN THE DESCRIPTION**

This list of references cited by the applicant is for the reader's convenience only. It does not form part of the European patent document. Even though great care has been taken in compiling the references, errors or omissions cannot be excluded and the EPO disclaims all liability in this regard.

### Patent documents cited in the description

• JP H5182926 A [0002]