(19)

Europäisches Patentamt European Patent Office Office européen des brevets



(11) **EP 4 358 086 A1**

(12)	2) EUROPEAN PATENT APPLICATION								
(43)	Date of publication: 24.04.2024 Bulletin 2024/17	(51)	International Patent Classification (IPC): G11C 7/06 ^(2006.01) G11C 7/08 ^(2006.01) G11C 7/14 ^(2006.01) G11C 11/16 ^(2006.01)						
(21)	Application number: 23192048.9		GTTC 13/00						
(22)	Date of filing: 18.08.2023	(52)	sification (CPC): 65; G11C 7/08; G11C 7/14; 013/0042; 2013/0054;						
(84)	Designated Contracting States: AL AT BE BG CH CY CZ DE DK EE ES FI FR GB GR HR HU IE IS IT LI LT LU LV MC ME MK MT NL NO PL PT RO RS SE SI SK SM TR Designated Extension States: BA Designated Validation States: KH MA MD TN	(72)	Inventors: Chinthu, Siva Kumar 560045 Bangalore (IN) Pasupula, Suresh 560045 Bangalore (IN) Dwivedi, Devesh 560045 Bangalore (IN) Chiang, Chunsung Santa Clara, 95054 (US	;)					
(30)	Priority: 17.10.2022 US 202218046961	(74)	Representative: Grüned	, ker Patent- und					
(71)	Applicant: GlobalFoundries U.S. Inc. Malta, NY 12020 (US)	()	Rechtsanwälte PartG mbB Leopoldstraße 4 80802 München (DE)						

(54) SINGLE ENDED SENSE AMPLIFIER WITH CURRENT PULSE CIRCUIT

(57) Embodiments of the disclosure provide memory circuit, a sense amplifier and associated method for reading a resistive state in a memory device. The sense amplifier includes a bit cell configurable to a high or low resistance state; a sensing circuit that detects a voltage drop across the bit cell in response to an applied read current during a read operation and generates a high or low logic output at an output node; and a pulse generation circuit that increases the applied read current with an injected current pulse when a low to high transition of the resistive state of the bit cell is detected.



Figure 1

Description

BACKGROUND

1. TECHNICAL FIELD

[0001] The present disclosure provides a circuit structure and related method to improve performance of a single ended sense amplifier.

2. BACKGROUND ART

[0002] Typical memory device architectures include sense amplifiers for reading data stored in bit cells, e.g., by amplifying a voltage level in the bit cell and comparing it to a reference voltage to characterize the data as being a logic low (e.g., a "zero") or a logic high (e.g., a "one"). In certain memory device architectures, such as RRAM (resistive random-access memory) and MRAM (magnetoresistive randon-access memory), resistive sense memory cells include variable resistors (referred to herein as "bit cells") that can be programmed during a write operation with either a high resistance or a low resistance. During a read operation, a single ended sense amplifier (hereinafter "sense amplifier") detects and amplifies the resistive state of the resistor and outputs a logic high or low.

SUMMARY

[0003] The illustrative aspects of the present disclosure are designed to solve the problems herein described and/or other problems not discussed.

[0004] Embodiments of the disclosure provides a memory circuit, comprising: a bit cell; a p-type metaloxide semiconductor (PMOS) transistor having a drain connected to a data path of the bit cell; and a NAND gate having an output coupled to a gate of the PMOS device, wherein a first input of the NAND gate is controlled by a state of the bit cell.

[0005] Another aspect of the disclosure includes any of the preceding aspects, and wherein memory circuit is embodied in one of a resistive random-access memory (RRAM) or a magnetoresistive random-access memory (MRAM).

[0006] Another aspect of the disclosure includes any of the preceding aspects, and wherein a second input of the NAND gate is controlled by a pulse signal.

[0007] Another aspect of the disclosure includes any of the preceding aspects, and wherein the bit cell comprises a resistive sense memory cell.

[0008] Another aspect of the disclosure includes any of the preceding aspects, and wherein a source of the PMOS transistor is connected to a current source, and wherein the current source increases an applied read current to the data path with an injected current pulse in response to detection of a low to high transition of a resistive state of the bit cell.

[0009] In further aspects, the memory circuit includes a sensing circuit having a reference resistor.

[0010] In further aspects, the sensing circuit detects a voltage drop across the bit cell in response to an applied

read current during a read operation and generates a high or low logic output at an output node of the sensing circuit.

[0011] In still further aspects, the pulse signal comprises an equalization start pulse and the state of the bit cell comprises a previous output logic value from the output

node. [0012] Another aspect of the disclosure includes any of the preceding aspects, and further includes an equal-

ization start circuit that generates the equalization start
 ¹⁵ pulse from an equalization start signal, wherein the equalization start pulse is approximately 3 nanoseconds in duration and the equalization start signal is approximately 10 nanoseconds in duration.

[0013] In certain aspects, the read operation includes: a pre-equalization phase during which the sense amplifier is in an off state; an equalization phase during which the current pulse is selectively injected to a bit cell line based on a previous output at the output node and the applied read current is provided to the bit cell and a ref-

²⁵ erence resistor; and an execution phase during which a voltage drop across the bit cell is compared to a voltage drop across reference resistor to determine a present logic output at the output node.

[0014] Other embodiments of the disclosure provide a
 sense amplifier, including: a bit cell coupled to a sensing circuit via a data path; a p-type metal-oxide semiconductor (PMOS) transistor having a drain connected to the data path; and a NAND gate having an output coupled to a gate of the PMOS transistor, wherein a first input of
 the NAND gate is controlled by an output node of the sensing circuit.

[0015] Another aspect of the disclosure includes any of the preceding aspects, and wherein the sense amplifier is embodied in one of a resistive random-access

40 memory (RRAM) or a Magnetoresistive random-access memory (MRAM).

[0016] Another aspect of the disclosure includes any of the preceding aspects, and wherein a second input of the NAND gate is controlled by a pulse signal.

⁴⁵ [0017] Another aspect of the disclosure includes any of the preceding aspects, and wherein the pulse signal comprises an equalization start pulse and a state of the bit cell comprises a previous output logic value from the output node.

50 [0018] Other embodiments of the disclosure provide a method for implementing a sense amplifier, comprising: selectively applying a current pulse to a bit cell line based on a previous logic value maintained at an output node, the bit cell line coupled to a bit cell configurable to a high or low resistance state; applying a read current to the bit cell and a reference resistor; comparing a voltage drop across the bit cell (D1) to a voltage reference across the reference resistor (R1); and outputting a logic output at

an output node based on a comparison of R1 and D1. **[0019]** Another aspect of the disclosure includes any of the preceding aspects, and wherein the current pulse is applied when a low to high transition of the resistive state of the bit cell is detected.

[0020] Another aspect of the disclosure includes any of the preceding aspects, and wherein the current pulse is generated with a pulse generation circuit that includes a PMOS transistor that controls a current source.

[0021] Another aspect of the disclosure includes any of the preceding aspects, and wherein the pulse generation circuit further includes a NAND gate having an output that controls the PMOS transistor. In some aspects, the NAND gate has a first input for receiving an equalization start pulse and a second input for receiving a previous output state from the output node.

[0022] Another aspect of the disclosure includes any of the preceding aspects, and wherein the pulse generation circuit further includes an equalization start circuit that generates the equalization start pulse from an equalization start signal. In some aspects, the equalization start pulse is approximately 3 nanoseconds in duration and the equalization start signal is approximately 10 nanoseconds in duration.

[0023] Two or more aspects described in this disclosure, including those described in this summary section, may be combined to form implementations not specifically described herein.

[0024] The details of one or more implementations are set forth in the accompanying drawings and the description below. Other features, objects and advantages will be apparent from the description and drawings, and from the claims.

BRIEF DESCRIPTION OF THE DRAWINGS

[0025] These and other features of this disclosure will be more readily understood from the following detailed description of the various aspects of the disclosure taken in conjunction with the accompanying drawings that depict various embodiments of the disclosure, in which:

- Figure 1 shows a schematic diagram of a sense amplifier in a pre-equalization phase according to embodiments of the disclosure.
- Figure 2 shows a schematic diagram of a sense amplifier in an equalization phase according to embodiments of the disclosure.
- Figure 3 shows a schematic diagram of a sense amplifier in an execution phase according to embodiments of the disclosure.
- Figure 4 shows a timing diagram of a pulse generation circuit according to embodiments of the disclosure.

[0026] It is noted that the drawings of the disclosure are not necessarily to scale. The drawings are intended to depict only typical aspects of the disclosure, and there-

fore should not be considered as limiting the scope of the disclosure. In the drawings, like numbering represents like elements between the drawings.

5 DETAILED DESCRIPTION

[0027] In the following description, reference is made to the accompanying drawings that form a part thereof, and in which is shown by way of illustration specific illus-

- ¹⁰ trative embodiments in which the present teachings may be practiced. These embodiments are described in sufficient detail to enable those skilled in the art to practice the present teachings, and it is to be understood that other embodiments may be used and that changes may
- ¹⁵ be made without departing from the scope of the present teachings. The following description is, therefore, merely illustrative.
- [0028] It will be understood that when an element such as a layer, region, or substrate is referred to as being
 "on" or "over" another element, it may be directly on the other element or intervening elements may also be present. In contrast, when an element is referred to as
- being "directly on" or "directly over" another element, there may be no intervening elements present. It will also
 ²⁵ be understood that when an element is referred to as being "connected" or "coupled" to another element, it may be directly connected or coupled to the other element or intervening elements may be present. In contrast, when an element is referred to as being "directly connected"
- or "directly coupled" to another element, there are no intervening elements present.

[0029] Reference in the specification to "one embodiment" or "an embodiment" of the present disclosure, as well as other variations thereof, means that a particular

- feature, structure, characteristic, and so forth described in connection with the embodiment is included in at least one embodiment of the present disclosure. Thus, the phrases "in one embodiment" or "in an embodiment," as well as any other variations appearing in various places
 throughout the specification are not necessarily all referring to the same embodiment. It is to be appreciated that the use of any of the following "/," "and/or," and "at least
 - one of," for example, in the cases of "A/B," "A and/or B" and "at least one of A and B," is intended to encompass the selection of the first listed option (a) only, or the se-
- 45 lection of the second listed option (B) only, or the selection of both options (A and B). As a further example, in the cases of "A, B, and/or C" and "at least one of A, B, and C," such phrasing is intended to encompass the first 50 listed option (A) only, or the selection of the second listed option (B) only, or the selection of the third listed option (C) only, or the selection of the first and the second listed options (A and B), or the selection of the first and third listed options (A and C) only, or the selection of the sec-55 ond and third listed options (B and C) only, or the selection of all three options (A and B and C). This may be extended, as readily apparent by one of ordinary skill in the art, for as many items listed.

[0030] Aspects of the present disclosure provide an enhanced single ended sense amplifier for a memory device, such as an RRAM or MRAM, that utilizes a resistive sense memory cell ("bit cell") structure. The enhanced sense amplifier improves performance, e.g., by allowing read operations to be performed in a single clock cycle. As noted, RRAM devices and the like utilize bit cells that can be configured to have different electrical resistances to store different logic states. The resistance of the bit cells is detected during a read operation using a single ended sense amplifier that applies a read current and senses a voltage level associated with a voltage drop across the cell. Existing approaches generally require the use of two clock cycles to complete the read operation, which is a result of the slower speeds needed to process low to high data transitions. In particular, charging, sensing and decoding voltage drops across high bit cell resistances, e.g., 100 Kiloohms ($k\Omega$), can require more than a single clock cycle using existing techniques when a previous resistive state was low, e.g., 10 k Ω .

[0031] In certain aspects, the present disclosure includes an enhancement to a sense amplifier that provides a parallel current path for the bit cell, which is activated during the initial read (i.e., "equalization") phase to reduce the charging time of the bit cell resistor required during low to high data transitions. In further aspects, the additional circuit component utilizes a masking technique to differentiate between low to high and high to low transitions. This masking technique ensures that the additional current is not injected when the previous resistive state was high.

[0032] Figures 1-3 depict an illustrative sense amplifier 12 that includes: (1) a bit cell 20; (2) a single ended sensing circuit 13; and (2) a pulse generation circuit 30. As described in further detail herein, pulse generation circuit 30 provides a parallel current path that enhances performance by selectively injecting additional current to bit cell line 16 (i.e., data path of the bit cell) above switch S2. As shown, sense amplifier 12 is embedded in a memory device 10, such as an RRAM or MRAM, configured to store and retrieve data in bit cells 20. Although only a single iteration is shown, it is understood that a typical memory device 10 includes many bit cells 20 and sense amplifiers 12, as well as other components such as controllers, logic, multiplexors, ECC decoders, etc., which are not shown but are readily understood by one skilled in the art. For example, US Patent 7,852,665, Memory Cell with Proportional Current Self-Reference Sensing, issued on December 14, 2010, further describes such features, and is hereby incorporated by reference.

[0033] As generally shown in Figure 1, sense amplifier 12 is configured to sense the resistive value of bit cell 20 and output logic values at output nodes OUT and OUTB. Resistance of the bit cell 20 is detected by applying a read current from Vdd across the bit cell 20 and reference resistor 14 (e.g., 50 k Ω) to obtain a sensed data voltage drop (D1) and reference voltage drop (R1). The values at D1 and R1 are then compared to determine a logic

value, e.g., if D1 is less than R1, the logic value is 0 and if D1 is greater than R1, the logic value is 1. In this illustrative embodiment, sense amplifier 12 includes: a latch 40 that stores values for D1 / R1 and together with component 42 provides circuitry for comparing values D1 / R1; and an output component 44 for outputting a sensed logic value based on the comparison of D1 and R1. A pair of additional p-type metal-oxide semiconductor (PMOS) transistors Q15 and Q16, which limit the volt-

age/current across the bit cell during equalization phase are controlled by an input signal 62.
 [0034] A typical read operation of sense amplifier 12 can be described in three phases, referred to and shown

herein as "pre-equalization" (Figure 1), "equalization"
¹⁵ (Figure 2), and "execution" (Figure 3). In the pre-equalization phase (Figure 1), switches S2, S3 and S4 are open, and switch S1 is closed. In this phase, internal nodes D1 / R1 maintain the charge of the prior read operation and output component 44 maintains the logic
²⁰ state of prior read operation (0 or 1) in complementary

OUT and OUTB nodes. During this phase, all the switches are open except S1. Signal 60, which controls transistors Q9 and Q10, goes LOW turning off transistors Q9 and Q10. In this phase, bit cell 20 and reference resistor 25 22 are not connected; therefore, there is no current path

from Vdd to ground. [0035] In the equalization phase (Figure 2), switches

S2 and S3 are closed completing the circuit between Vdd and ground via both the bit cell 20 and reference resistor 30 22, which causes the bit cell resistor R5 and reference resistor R6 22 to be charged. In the case where bit cell resistor R5 is currently at a high resistive state, e.g., 100k Ω , node D1 will be supplied with a voltage greater than the reference voltage (Vref) at node R1. If bit cell 35 resistor R5 is currently at a low resistive state, e.g., $10k\Omega$, node D1 will have a voltage less than the reference voltage (Vref) at node R1. Because switch S4 remains open during this phase, the output component 44 continues to maintain the logic state of a prior read operation in com-40 plementary OUT and OUTB nodes.

[0036] In the execution phase (Figure 3), switch S4 is closed and switch S1 is opened, causing compare components 40 and 42 to decode the value stored in bit cell 20. Components 40 and 42 compare currents created by

⁴⁵ a drop across the bit cell 20 and reference resistor 22. Component 42 is activated by signal 60, which is an execution signal that is high only in the execution phase (e.g., a 1 ns to 2.4 ns period) to activate transistors Q9 and Q10, to provide either a low or high logic value to

⁵⁰ output component 44. In the case where D1 is HIGH and R1 is LOW as shown, a logic 1 is output at OUT and its complement 0 is output at OUTB. In the case where D1 is LOW and R1 is HIGH, a logic 0 is provided to OUT and its complement 1 is provided at OUTB.

⁵⁵ **[0037]** As noted, if the previous state of bit cell 20 was low (i.e., OUT was 0 and resistance of bit cell resistor R5 was low, e.g., $10kk\Omega$), and the new state is high (i.e., resistance of R5 is 100kS2), the amount of time it takes

35

to charge the bit cell 20 during the equalization phase (Figure 2) is significantly higher than if the prior state was high because the current at bit cell resistor R5 is relatively low, e.g., only at about 2.6μ A. The additional time required to charge the bit cell 20 introduces a certain amount of latency into the read operation and, e.g., limits the ability to perform read operations in a single clock cycle.

[0038] To address this issue, pulse generation circuit 30 provides a parallel current path to inject a current pulse during the equalization phase (Figure 2) to raise the current at the bit cell line 16 above switch S2 when a transition from low to high occurs. This quickly charges line 16 and results in a shorter amount of time required to charge bit cell 20 and, e.g., allows the read operation to complete in a single clock cycle.

[0039] In this illustrative embodiment, pulse generation circuit 30 generally includes: (1) an equalization start circuit 36 that receives the equalization start signal (e.g., a 10 nanosecond signal) and outputs a shortened pulse signal of about 3 nanoseconds; (2) a NAND gate 32 that receives the pulse signal and the value at OUTB 14 (i.e., the logic state of the prior read operation); and (3) a ptype metal-oxide semiconductor (PMOS) transistor 34 that is gated, i.e., controlled, by the output of the NAND gate 32. When the PMOS transistor 34 is activated, i.e., has a low input from NAND gate 32 due to a high state at OUTB (indicating a prior low logic output) and a pulse signal, a pulse current from Vddc is injected to the bit cell line 16. Note that this particular pulse generation circuit 30 will generate the pulse current to bit cell line 16 during both low to high and low to low transitions. Low to low transitions will however have negligible impact since the time it takes to charge bit cell 20 will not be an issue during low to low transitions. Pulse generation circuit 30 will however not inject a current pulse during high to low or high to high transitions due to the masking effect implemented by NAND gate 32. It is understood that alternative pulse generation circuits that perform a similar function could be implemented.

[0040] Figure 4 depicts a timing diagram that shows the operation of pulse generation circuit 30. The top diagram 50 shows the inputs to NAND gate 32, i.e., OUTB and the pulse signal. The middle diagram 52 shows the PMOS transistor 34 input from the NAND gate 32 output. When the PMOS transistor 34 is activated (i.e., input is low), an additional current pulse is injected at a low to low and a low to high transaction as described above. As can be seen in the bottom diagram 54, the transition time from a low to high (i.e., 0->1) transition at D1 (and opposite at R1) remains at about 12 nanoseconds (ns), the same as the other transitions. In the example shown, in the transition from low to high, a spread of about 90 mV is attained within 12 ns, which is adequate to indicate that the bit cell 20 is in the high state, e.g., 100 k Ω . A typical threshold voltage difference between nodes D1 and R1 to indicate a high state may, for example, include any voltage greater than 80 mV.

[0041] In a typical 40 MHz system that utilizes a 10 ns ECC decode time and 25 ns clock period, there is adequate time in a single clock cycle to both sense and decode the bit cell 20 value when the injected current pulse is provided by pulse generation circuit 30. Without the

⁵ is provided by pulse generation circuit 30. Without the pulse generation circuit 30, the transition from low to high would, for example, take closer to 18 ns. Accordingly, in the same 40 MHz system that does not inject a current and utilizes a 10 ns ECC decode time, a total of 28 ns

¹⁰ would be required, which exceeds the 25 ns time period of the clock cycle, thus requiring two clock cycles totaling 50 ns.

[0042] The method and structure as described above is used in the fabrication of integrated circuit chips. The

resulting integrated circuit chips can be distributed by the fabricator in raw wafer form (that is, as a single wafer that has multiple unpackaged chips), as a bare die, or in a packaged form. In the latter case the chip is mounted in a single chip package (such as a plastic carrier, with leads that are affixed to a motherboard or other higher-level

that are affixed to a motherboard or other higher-level carrier) or in a multichip package (such as a ceramic carrier that has either or both surface interconnections or buried interconnections). In any case the chip is then integrated with other chips, discrete circuit elements,

and/or other signal processing devices as part of either
(a) an intermediate product, such as a motherboard, or
(b) an end product. The end product can be any product that includes integrated circuit chips, ranging from toys and other low-end applications to advanced computer
products having a display, a keyboard or other input device, and a center processor.

[0043] The terminology used herein is for the purpose of describing particular embodiments only and is not intended to be limiting of the disclosure. As used herein, the singular forms "a," "an," and "the" are intended to

include the plural forms as well, unless the context clearly indicates otherwise. It will be further understood that the terms "comprises" and/or "comprising," when used in this specification, specify the presence of stated features, in-

40 tegers, steps, operations, elements, and/or components, but do not preclude the presence or addition of one or more other features, integers, steps, operations, elements, components, and/or groups thereof. "Optional" or "optionally" means that the subsequently described

⁴⁵ event or circumstance may or may not occur, and that the description includes instances where the event occurs and instances where it does not.

[0044] Approximating language, as used herein throughout the specification and claims, may be applied to modify any quantitative representation that could permissibly vary without resulting in a change in the basic function to which it is related. Accordingly, a value modified by a term or terms, such as "about," "approximately," and "substantially," are not to be limited to the precise value specified. In at least some instances, the approximating language may correspond to the precision of an instrument for measuring the value. Here and throughout the specification and claims, range limitations may be

10

20

25

30

40

45

50

55

combined and/or interchanged, such ranges are identified and include all the sub-ranges contained therein unless context or language indicates otherwise. "Approximately" as applied to a particular value of a range applies to both values, and unless otherwise dependent on the precision of the instrument measuring the value, may indicate +/- 10% of the stated value(s).

[0045] The corresponding structures, materials, acts, and equivalents of all means or step plus function elements in the claims below are intended to include any structure, material, or act for performing the function in combination with other claimed elements as specifically claimed. The description of the present disclosure has been presented for purposes of illustration and description but is not intended to be exhaustive or limited to the disclosure in the form disclosed. Many modifications and variations will be apparent to those of ordinary skill in the art without departing from the scope and spirit of the disclosure. The embodiment was chosen and described in order to best explain the principles of the disclosure and the practical application, and to enable others of ordinary skill in the art to understand the disclosure for various embodiments with various modifications as are suited to the particular use contemplated.

[0046] In summary, the following embodiments are explicitly disclosed.

Embodiment 1:

[0047] A memory circuit, comprising: a bit cell; a p-type metal-oxide semiconductor (PMOS) transistor having a drain connected to a data path of the bit cell; and a NAND gate having an output coupled to a gate of the PMOS device, wherein a first input of the NAND gate is controlled by a state of the bit cell.

Embodiment 2:

[0048] The memory circuit of embodiment 1, wherein the memory circuit is embodied in one of a resistive random-access memory (RRAM) or a Magnetoresistive random-access memory (MRAM).

Embodiment 3:

[0049] The memory circuit of embodiment 1 or 2, wherein a second input of the NAND gate is controlled by a pulse signal.

Embodiment 4:

[0050] The memory circuit of embodiment 3, wherein the bit cell comprises a resistive sense memory cell.

Embodiment 5:

[0051] The memory circuit of embodiment 4, wherein a source of the PMOS transistor is connected to a current

source, and wherein the current source increases an applied read current to the data path with an injected current pulse in response to detection of a low to high transition of a resistive state of the bit cell.

Embodiment 6:

[0052] The memory circuit of embodiment 5, further comprising a sensing circuit having a reference resistor.

Embodiment 7:

[0053] The memory circuit of embodiment 6, wherein the sensing circuit detects a voltage drop across the bit
 ¹⁵ cell in response to an applied read current during a read operation and generates a high or low logic output at an output node of the sensing circuit.

Embodiment 8:

[0054] The memory circuit of embodiment 7, wherein the pulse signal comprises an equalization start pulse and the state of the bit cell comprises a previous output logic value from the output node.

Embodiment 9:

[0055] The memory circuit of embodiment 8, further comprising an equalization start circuit that generates the equalization start pulse from an equalization start signal, wherein the equalization start pulse is approximately 3 nanoseconds in duration and the equalization start signal is approximately 10 nanoseconds in duration.

35 Embodiment 10:

[0056] The memory circuit of one of embodiments 7 to 9, wherein the read operation includes: a pre-equalization phase during which the sensing circuit is in an off state; an equalization phase during which the current pulse is selectively injected to the data path of the bit cell based on a previous output at the output node and the applied read current is provided to the bit cell and a reference resistor; and an execution phase during which a voltage drop across the bit cell is compared to a voltage drop across the reference resistor to determine a present

Embodiment 11:

logic output at the output node.

[0057] A sense amplifier, comprising: a bit cell coupled to a sensing circuit via a data path; a p-type metal-oxide semiconductor (PMOS) transistor having a drain connected to the data path; and a NAND gate having an output coupled to a gate of the PMOS transistor, wherein a first input of the NAND gate is controlled by an output node of the sensing circuit.

Embodiment 12:

[0058] The sense amplifier of embodiment 11, wherein the sense amplifier is embodied in one of a resistive random-access memory (RRAM) or a Magnetoresistive random-access memory (MRAM).

Embodiment 13:

[0059] The sense amplifier of embodiment 11 or 12, wherein a second input of the NAND gate is controlled by a pulse signal.

Embodiment 14:

[0060] The sense amplifier of embodiment 13, wherein the pulse signal comprises an equalization start pulse and a state of the bit cell comprises a previous output logic value from the output node.

Embodiment 15:

[0061] A method for implementing a sense amplifier, comprising: selectively injecting a current pulse to a bit cell line based on a previous logic value maintained at an output node, the bit cell line coupled to a bit cell that is configurable to a high or low resistance state; applying a read current to the bit cell and a reference resistor; and comparing a voltage drop across the bit cell (D1) to a voltage reference across the reference resistor (R1); and outputting a logic output at an output node based on a comparison of R1 and D1.

Embodiment 16:

[0062] The method of embodiment 15, wherein the current pulse is injected when a low to high transition of the resistive state of the bit cell is detected.

Embodiment 17:

[0063] The method of embodiment 16, wherein the current pulse is generated with a pulse generation circuit that includes a p-type metal-oxide semiconductor (PMOS) transistor that controls a current source.

Embodiment 18:

[0064] The method of embodiment 17, wherein the pulse generation circuit further includes a NAND gate 50 having an output that controls the PMOS transistor.

Embodiment 19:

[0065] The method of embodiment 18, wherein the NAND gate has a first input for receiving an equalization start pulse and a second input for receiving a previous output state from the output node.

Embodiment 20:

[0066] The method of embodiment 19, wherein the pulse generation circuit further includes an equalization start circuit that generates the equalization start pulse from an equalization start signal.

Embodiment 21:

10 [0067] A sense amplifier, comprising: a bit cell coupled to a data path for coupling to a sensing circuit via the data path; a p-type metal-oxide semiconductor (PMOS) transistor having a drain connected to the data path; and a NAND gate having an output coupled to a gate of the

¹⁵ PMOS transistor, wherein a first input of the NAND gate is controlled by a state of the bit cell. In some examples herein, the state may be detectable at an output node of the sensing circuit, e.g., the state may be given be represented by a previous output logic value from the output

²⁰ node. Accordingly, the NAND gate may be controlled by the output node of the sensing circuit.

Embodiment 22:

²⁵ **[0068]** The sense amplifier of embodiment 21, further comprising the sensing circuit. In some examples herein, the sensing circuit may have a reference resistor.

Embodiment 23:

30

35

40

[0069] The sense amplifier of embodiment 21 or 22, wherein the sense amplifier is embodied in one of a resistive random-access memory (RRAM) or a Magnetoresistive random-access memory (MRAM).

Embodiment 24:

[0070] The sense amplifier of one of embodiments 21 to 23, wherein a second input of the NAND gate is controlled by a pulse signal.

Embodiment 25:

[0071] The sense amplifier of embodiment 24, wherein the pulse signal comprises an equalization start pulse and a state of the bit cell comprises a previous output logic value from the output node.

Embodiment 26:

[0072] A memory circuit, comprising the sense amplifier of one of embodiments 21 to 25.

Embodiment 27:

[0073] The memory circuit of embodiment 26, wherein the memory circuit is embodied in one of a resistive random-access memory (RRAM) or a Magnetoresistive ran-

15

20

40

45

50

55

dom-access memory (MRAM).

Embodiment 28:

[0074] The memory circuit of embodiment 26 or 27, wherein a second input of the NAND gate is controlled by a pulse signal.

Embodiment 29:

[0075] The memory circuit of embodiment 28, wherein the bit cell comprises a resistive sense memory cell.

Embodiment 30:

[0076] The memory circuit of embodiment 29, wherein a source of the PMOS transistor is connected to a current source, and wherein the current source increases an applied read current to the data path with an injected current pulse in response to detection of a low to high transition of a resistive state of the bit cell.

Embodiment 31:

[0077] The memory circuit of embodiment 30, further ²⁵ comprising a sensing circuit having a reference resistor.

Embodiment 32:

[0078] The memory circuit of embodiment 31, wherein ³⁰ the sensing circuit detects a voltage drop across the bit cell in response to an applied read current during a read operation and generates a high or low logic output at an output node of the sensing circuit.

Embodiment 33:

[0079] The memory circuit of embodiment 32, wherein the pulse signal comprises an equalization start pulse and the state of the bit cell comprises a previous output logic value from the output node.

Embodiment 34:

[0080] The memory circuit of embodiment 33, further comprising an equalization start circuit that generates the equalization start pulse from an equalization start signal, wherein the equalization start pulse is approximately 3 nanoseconds in duration and the equalization start signal is approximately 10 nanoseconds in duration.

Embodiment 35:

[0081] The memory circuit of one of embodiments 31 to 34, wherein the read operation includes: a pre-equalization phase during which the sensing circuit is in an off state; an equalization phase during which the current pulse is selectively injected to the data path of the bit cell

based on a previous output at the output node and the applied read current is provided to the bit cell and a reference resistor; and an execution phase during which a voltage drop across the bit cell is compared to a voltage drop across the reference resistor to determine a present logic output at the output node.

Embodiment 36:

10 [0082] The method of one of embodiments 15 to 20, the method implementing the sense amplifier of one of embodiments 11 to 14 or 21 to 25.

Embodiment 37:

[0083] The method of one of embodiments 15 to 20, the method implementing the memory circuit of one of embodiments 1 to 10 or 26 to 35.

Claims

- 1. A sense amplifier, comprising:
 - a bit cell coupled to a sensing circuit via a data path;

a p-type metal-oxide semiconductor (PMOS) transistor having a drain connected to the data path; and

- a NAND gate having an output coupled to a gate of the PMOS transistor, wherein a first input of the NAND gate is controlled by a state of the bit cell.
- 35 2. The sense amplifier of claim 1, wherein the sense amplifier is embodied in one of a resistive randomaccess memory (RRAM) or a Magnetoresistive random-access memory (MRAM).
 - 3. The sense amplifier of claim 1 or 2, wherein a second input of the NAND gate is controlled by a pulse signal.
 - **4.** The sense amplifier of claim 3, wherein the pulse signal comprises an equalization start pulse and the state of the bit cell comprises a previous output logic value from the output node.
 - **5.** A memory circuit, comprising the sensing amplifier of one of claims 1 to 4.
 - 6. The memory circuit of claim 5, wherein a source of the PMOS transistor is connected to a current source, and wherein the current source increases an applied read current to the data path with an injected current pulse in response to detection of a low to high transition of a resistive state of the bit cell.
 - 7. The memory circuit of claim 6, further comprising a

15

20

sensing circuit having a reference resistor.

- 8. The memory circuit of claim 7, wherein the sensing circuit detects a voltage drop across the bit cell in response to an applied read current during a read operation and generates a high or low logic output at an output node of the sensing circuit.
- The memory circuit of claim 8, further comprising an equalization start circuit that generates the equalization start pulse from an equalization start signal, wherein the equalization start pulse is approximately 3 nanoseconds in duration and the equalization start signal is approximately 10 nanoseconds in duration.
- **10.** The memory circuit of claim 8 or 9, wherein the read operation includes:

a pre-equalization phase during which the sensing circuit is in an off state;

an equalization phase during which the current pulse is selectively injected to the data path of the bit cell based on a previous output at the output node and the applied read current is provided to the bit cell and a reference resistor; and ²⁵ an execution phase during which a voltage drop across the bit cell is compared to a voltage drop across the reference resistor to determine a present logic output at the output node.

11. A method for implementing a sense amplifier, comprising:

selectively injecting a current pulse to a bit cell line based on a previous logic value maintained ³⁵ at an output node, the bit cell line coupled to a bit cell that is configurable to a high or low resistance state; applying a read current to the bit cell and a reference resistor; and ⁴⁰

comparing a voltage drop across the bit cell (D1) to a voltage reference across the reference resistor (R1); and

outputting a logic output at an output node based on a comparison of R1 and D1.

- **12.** The method of claim 11, wherein the current pulse is injected when a low to high transition of the resistive state of the bit cell is detected.
- **13.** The method of claim 12, wherein the current pulse is generated with a pulse generation circuit that includes a p-type metal-oxide semiconductor (PMOS) transistor that controls a current source.
- **14.** The method of claim 13, wherein the pulse generation circuit further includes a NAND gate having an output that controls the PMOS transistor.

15. The method of claim 14, wherein the NAND gate has a first input for receiving an equalization start pulse and a second input for receiving a previous output state from the output node

- 30
- ~

45

50







EP 4 358 086 A1







EUROPEAN SEARCH REPORT

Application Number

EP 23 19 2048

		DOCUMENTS CONSID	ERED TO B	E RELEVA	NT		
	Category	Citation of document with i of relevant pass	ndication, where sages	appropriate,	F	Relevant o claim	CLASSIFICATION OF THE APPLICATION (IPC)
10	x	US 2019/325923 A1 (ET AL) 24 October 2 * paragraph [0015] figure 1 *	(HOANG DUNG 2019 (2019– - paragrag	; LE TAN -10-24) bh [0023];	[TW] 1- 12	-10, 2-15	INV. G11C7/06 G11C7/08 G11C7/14 C11C11//16
15	X A	US 2013/322154 A1 (AL) 5 December 2013 * paragraph [0015] * paragraph [0044] figure 2 *	(YOUN YONGS 3 (2013-12- * - paragrap	SIK [US] E -05) Dh [0049];	ET 1, 10 3,	2,5-8,)-15 4,9	G11C13/00
20		<pre>* paragraph [0050] figures 3A, 3B * * paragraph [0059] figure 4 * * paragraph [0105]</pre>	 paragrag paragrag paragrag 	»h [0058]; »h [0081]; »h [0106];			
25		figure 12 *					
						-	TECHNICAL FIELDS SEARCHED (IPC)
30							G11C
35							
40							
45							
1		The present search report has	been drawn up fo	or all claims			
50 g		Place of search	Date o	f completion of the s	earch		Examiner
(P040)		The Hague	26	January 2	2024	Ang	hel, Costin
25 PORM 1503 03.82	CATEGORY OF CITED DOCUMENTS T : theory or principle underlying the i X : particularly relevant if taken alone Y : particularly relevant if combined with another document of the same category A : technological background O : non-written disclosure P : intermediate document C : non-written disclosure C : non-written di					invention ished on, or y, corresponding	
EPO				aocame			

EP 4 358 086 A1

ANNEX TO THE EUROPEAN SEARCH REPORT ON EUROPEAN PATENT APPLICATION NO.

EP 23 19 2048

5

This annex lists the patent family members relating to the patent documents cited in the above-mentioned European search report. The members are as contained in the European Patent Office EDP file on The European Patent Office is in no way liable for these particulars which are merely given for the purpose of information.

2	6–	0	1	-2	0	2	4
---	----	---	---	----	---	---	---

10	Patent document cited in search report			Publication date	Patent family member(s)			Publication date
	US	2019325923	A 1	24-10-2019	CN CN CN	110390967 110390990 110391240	A A A	29-10-2019 29-10-2019 29-10-2019
15					TW TW TW TW	201944399 201944404 201944544 201944678	A A A A	16-11-2019 16-11-2019 16-11-2019 16-11-2019
20					TW TW US US	201944680 202001879 2019325923 2019325924	A A A1 A1	16-11-2019 01-01-2020 24-10-2019 24-10-2019
25					US US	2019325977 2019326304	A1 A1 	24-10-2019 24-10-2019
	US	2013322154	Al	05-12-2013	CN JP JP KR	103456341 6161959 2013251040 20130136388	A B2 A A	18-12-2013 12-07-2017 12-12-2013 12-12-2013
30					US 	2013322154	A1 	05-12-2013
35								
40								
45								
50								
55	For more de	tails about this anne:	x : see Of	ficial Journal of the Euro	opean F	Patent Office, No. 12/8	32	

REFERENCES CITED IN THE DESCRIPTION

This list of references cited by the applicant is for the reader's convenience only. It does not form part of the European patent document. Even though great care has been taken in compiling the references, errors or omissions cannot be excluded and the EPO disclaims all liability in this regard.

Patent documents cited in the description

• US 7852665 B [0032]