(19)	Europäisches Patentamt European Patent Office Office européen des brevets	(11) EP 4 383 574 A1
(12)	EUROPEAN PAT published in accordan	ENT APPLICATION ace with Art. 153(4) EPC
(43)	Date of publication: 12.06.2024 Bulletin 2024/24	(51) International Patent Classification (IPC): H03K 19/20 ^(2006.01)
(21)	Application number: 21959729.1	(52) Cooperative Patent Classification (CPC): H03K 19/20
(22)	Date of filing: 09.10.2021	(86) International application number: PCT/CN2021/122895
		 (87) International publication number: WO 2023/056639 (13.04.2023 Gazette 2023/15)
(84)	Designated Contracting States: AL AT BE BG CH CY CZ DE DK EE ES FI FR GB GR HR HU IE IS IT LI LT LU LV MC MK MT NL NO PL PT RO RS SE SI SK SM TR Designated Extension States: BA ME Designated Validation States: KH MA MD TN	 JING, Weiliang Shenzhen, Guangdong 518129 (CN) HOU, Zhaozhao Shenzhen, Guangdong 518129 (CN) FAN, Renshi Shenzhen, Guangdong 518129 (CN) XU, Jeffrey Shenzhen, Guangdong 518129 (CN)
(71) (72)	Applicant: Huawei Technologies Co., Ltd. Shenzhen, Guangdong 518129 (CN) Inventors: WU, Ying Shenzhen, Guangdong 518129 (CN)	 (74) Representative: Goddar, Heinz J. Boehmert & Boehmert Anwaltspartnerschaft mbB Pettenkoferstrasse 22 80336 München (DE)

(54) LOGIC GATE CIRCUIT, LATCH, AND TRIGGER

(57) This application provides a logic gate circuit, a latch, and a flip-flop, relates to the field of logic circuits, and provides a logic gate circuit that is based on an NFET. The logic gate circuit includes a pull-up network, a pull-down network, a signal output end, at least one signal input end, a first voltage end, and a second voltage end. The pull-up network includes a first NFET. The first NFET includes a first gate and a second gate. A first electrode of the first NFET and the first gate are connected to the first voltage end. A second electrode of the first NFET and the second gate are connected to the signal output end. The pull-down network includes a second NFET. The pull-down network is connected to the signal output end, the at least one signal input end, and the second voltage end. The pull-down network is configured to: control the second NFET based on a voltage of the at least one signal input end, and pull down a voltage of the signal output end by using a voltage of the second voltage end.



FIG. 1

EP 4 383 574 A1

Description

TECHNICAL FIELD

[0001] This application relates to the field of logic circuits, and in particular, to a logic gate circuit, a latch, and a flip-flop.

BACKGROUND

[0002] In a digital circuit (or a digital logic circuit), a gate is a circuit that only can implement a basic logical relationship. A most basic logical relationship is AND, OR, and NOT. A most basic logic gate circuit (or a logic gate) is an AND gate, an OR gate, and a NOT gate.

[0003] A conventional logic gate circuit is mainly manufactured based on a complementary metal-oxide-semiconductor (CMOS) technology, and in the logic gate circuit, an N-channel field-effect transistor(NFET) is used as a pull-down network (pull-down network, PDN, which may also be referred to as a pull-down network circuit). A P-channel field-effect transistor (PFET) is used as a pull-up network (PUN, which may also be referred to as a pull-up network circuit). Based on different turn-on voltages of the NFET and the PFET, the logic gate circuit may control, based on different input signals, to output different voltage signals (namely, a logical "0" signal and a logical "1" signal).

[0004] However, an application scope of the digital logic circuit manufactured by using the CMOS technology is limited by a manufacturing process condition. For example, for manufacturing of some digital logic circuits in a chip, to reduce an area of the chip and improve performance of the chip, a monolithic three-dimension integration (M3D) technology needs to be used to integrate some digital logic circuits (such as a logic unit and a storage unit) in a back-end-of-line (BEOL). However, the back-end-of-line cannot meet a high temperature (about 1000°C) requirement of the CMOS technology, in other words, the digital logic circuit using the CMOS technology cannot be integrated in the back-end-of-line.

SUMMARY

[0005] Embodiments of this application provide a logic gate circuit, a latch, and a flip-flop, and provide a logic gate circuit based on an NFET (N-channel field-effect transistor, N-channel field-effect transistor).

[0006] This application provides a logic gate circuit, including a pull-up network, a pull-down network, a signal output end, at least one signal input end, a first voltage end, and a second voltage end. The pull-up network and the pull-down network each uses an N-channel field-effect transistor NFET. The pull-up network includes a first NFET. The first NFET includes a first gate and a second gate. A first electrode of the first NFET and the first gate are connected to the first voltage end. A second electrode of the first NFET and the second gate are connected to the signal output end. The pull-down network includes a second NFET. The pull-down network is connected to the signal output end, the at least one signal input end, and the second voltage end. The pull-down network is configured to: control the second NFET based on a voltage of the at least one signal input end, and pull down a voltage of the signal output end by using a voltage of the second voltage end.

[0007] The pull-up network and the pull-down network of the logic gate circuit provided in this embodiment of this application each uses an NFET. At least one NFET set in the pull-down network (in other words, at least the second NFET is set) can be turned on under control of a high-level voltage of the at least one signal input end,

to output a low-level voltage of the second voltage end (for example, a ground end) to the signal output end, and pull down the voltage of the signal output end, implementing logical "0" signal output. The first NFET of the pull-up network is turned on under a high-level voltage
of the first voltage end, to output the high-level voltage

of the first voltage end to the signal output end, and pull up the voltage of the signal output end. In addition, a high-level voltage of the signal output end forms a positive feedback to the second gate of the first NFET, so

that the first NFET is further turned on and a potential of the signal output end can be rapidly increased, implementing logical " 1" signal output. In other words, the logic gate circuit provided by this embodiment of this application may implement the logical "0" signal output and the logical " 1" signal output only by using the NFET.

 [0008] In some possible implementations, the foregoing logic gate circuit may be a NOT gate circuit. The NOT gate circuit includes one signal input end. The second NFET includes a first gate. The signal input end is connected to the first gate of the second NFET. A first electrode of the second NFET is connected to the second voltage end. A second electrode of the second NFET is connected to the signal output end.

[0009] In some possible implementations, in the foregoing NOT gate circuit, the second NFET may further include a second gate. The second gate of the second NFET is connected to the signal input end or the second voltage end.

[0010] In some possible implementations, the logic
 gate circuit may be a NOR gate circuit. The NOR gate circuit includes two signal input ends. The two signal input ends are respectively a first signal input end and a second signal input end. The second NFET includes two gates. The two gates of the second NFET are respectively connected to the first signal input end and the second signal input end. A first electrode of the second NFET is connected to the second voltage end. A second electrode of

the second NFET is connected to the signal output end.
[0011] In some possible implementations, the foregoing logic gate circuit may be a NOR gate circuit. The NOR gate circuit includes two signal input ends. The two signal input ends are respectively a first signal input end and a second signal input end. The pull-down network further

includes a third NFET. The second NFET includes a first gate. The third NFET includes a first gate. The first signal input end is connected to the first gate of the second NFET. The second signal input end is connected to the first gate of the third NFET. A first electrode of the second NFET is connected to the second voltage end. A second electrode of the second NFET is connected to the signal output end. A first electrode of the third NFET is connected to the second voltage end. A second electrode of the third NFET is connected to the signal output end.

[0012] In some possible implementations, in the foregoing NOR gate circuit, the second NFET may further include a second gate. The second gate of the second NFET is connected to the first signal input end or the second voltage end.

[0013] In some possible implementations, in the foregoing NOR gate circuit, the third NFET may further include a second gate. The second gate of the third NFET is connected to the second signal input end or the second voltage end.

[0014] In some possible implementations, the foregoing logic gate circuit may be a NAND gate circuit. The NAND gate circuit includes two signal input ends. The two signal input ends are respectively a first signal input end and a second signal input end. The pull-down network further includes a third NFET. The second NFET includes a first gate. The third NFET includes a first gate. A first electrode of the third NFET is connected to the second voltage end. A second electrode of the third NFET is connected to the first electrode of the second NFET. A second electrode of the second NFET is connected to the signal output end. The first signal input end is connected to the first gate of the second NFET. The second signal input end is connected to the first gate of the third NFET.

[0015] In some possible implementations, in the foregoing NAND gate circuit, the second NFET may further include a second gate. The second gate of the second NFET is connected to the first signal input end; or the second gate of the second NFET is connected to the second electrode of the third NFET.

[0016] In some possible implementations, in the foregoing NAND gate circuit, the third NFET may further include a second gate. The second gate of the third NFET is connected to the second signal input end or the second voltage end.

[0017] An embodiment of this application further provides a latch, including one NOT gate circuit provided in any one of the foregoing possible implementations, and four NOR gate circuits provided in any one of the foregoing possible implementations. The four NOR gate circuits are respectively: a first NOR gate circuit, a second NOR gate circuit. The latch includes a data input end, a first output end, a second output end, and a clock signal end. A signal input end of the NOR gate circuit are connected to the data input end. A signal output end of the NOT

gate circuit is connected to a second signal input end of the second NOR gate circuit. A second signal input end of the first NOR gate circuit and a first signal input end of the second NOR gate circuit are connected to the clock signal end. A first signal input end of the third NOR gate circuit is connected to a signal output end of the first NOR gate circuit. A second signal input end of the fourth NOR gate circuit is connected to a signal output end of the fourth NOR

second NOR gate circuit. Both a second signal input end
 of the third NOR gate circuit and a signal output end of the fourth NOR gate circuit are connected to the second output end. Both a signal output end of the third NOR gate circuit and a first signal input end of the fourth NOR gate circuit are connected to the first output end.

¹⁵ [0018] An embodiment of this application further provides a latch, including one NOT gate circuit provided in any one of the foregoing possible implementations, and four NAND gate circuits provided in any one of the foregoing possible implementations. The four NAND gate cir-

²⁰ cuits are respectively: a first NAND gate circuit, a second NAND gate circuit, a third NAND gate circuit, and a fourth NAND gate circuit. The latch includes a data input end, a first output end, a second output end, and a clock signal end. A signal input end of the NOT gate circuit and a first

signal input end of the first NAND gate circuit are connected to the data input end. A signal output end of the NOT gate circuit is connected to a second signal input end of the second NAND gate circuit. A second signal input end of the first NAND gate circuit and a first signal input end of the second NAND gate circuit are connected to the clock signal end. A first signal input end of the third NAND gate circuit is connected to a signal output end of the first NAND gate circuit are connected to the clock signal end. A first signal input end of the third NAND gate circuit is connected to a signal output end of the first NAND gate circuit. A second signal output end of the fourth NAND gate circuit is connected to a signal output end of the fourth NAND gate circuit is connected to a signal output end of the fourth NAND gate circuit is connected to a signal output end of the fourth NAND gate circuit is connected to a signal output end of the fourth NAND gate circuit is connected to a signal output end of the fourth NAND gate circuit is connected to a signal output end of the fourth NAND gate circuit is connected to a signal output end of the fourth NAND gate circuit is connected to a signal output end of the fourth NAND gate circuit is connected to a signal output end of the fourth NAND gate circuit is connected to a signal output end of the fourth NAND gate circuit is connected to a signal output end of the fourth NAND gate circuit is connected to a signal output end of the fourth NAND gate circuit is connected to a signal output end of the fourth NAND gate circuit is connected to a signal output end of the fourth NAND gate circuit is connected to a signal output end of the fourth NAND gate circuit is connected to a signal output end of the fourth for th

³⁵ put end of the second NAND gate circuit. A second signal input end of the third NAND gate circuit and a signal output end of the fourth NAND gate circuit are connected to the second output end. A signal output end of the third NAND gate circuit and a first signal input end of the fourth
 ⁴⁰ NAND gate circuit are connected to the first output end.

[0019] An embodiment of this application further provides a flip-flop, including one NOT gate circuit provided in any one of the foregoing possible implementations, and eight NOR gate circuits provided in any one of the

45 foregoing possible implementations. The eight NOR gate circuits are respectively: a first NOR gate circuit, a second NOR gate circuit, a third NOR gate circuit, a fourth NOR gate circuit, a fifth NOR gate circuit, a sixth NOR gate circuit, a seventh NOR gate circuit, and an eighth NOR 50 gate circuit. The flip-flop includes a data input end, a first output end, a second output end, a first clock signal end, and a second clock signal end. Both a signal input end of the NOT gate circuit and a first signal input end of the first NOR gate circuit are connected to the data input end. 55 A signal output end of the NOT gate circuit is connected to a second signal input end of the second NOR gate circuit. A second signal input end of the first NOR gate circuit and a first signal input end of the second NOR

gate circuit are connected to the first clock signal end. A first signal input end of the third NOR gate circuit is connected to a signal output end of the first NOR gate circuit. A second signal input end of the fourth NOR gate circuit is connected to a signal output end of the second NOR gate circuit. A second signal input end of the third NOR gate circuit and a signal output end of the fourth NOR gate circuit are connected to a second signal input end of the sixth NOR gate circuit. A first signal input end of the fourth NOR gate circuit and a signal output end of the third NOR gate circuit are connected to a first signal input end of the fifth NOR gate circuit. A second signal input end of the fifth NOR gate circuit and a first signal input end of the sixth NOR gate circuit are connected to the second clock signal end. A signal output end of the fifth NOR gate circuit is connected to a first signal input end of the seventh NOR gate circuit. A signal output end of the sixth NOR gate circuit is connected to a second signal input end of the eighth NOR gate circuit. A second signal input end of the seventh NOR gate circuit and a signal output end of the eighth NOR gate circuit are connected to the second output end. A first signal input end of the eighth NOR gate circuit and a signal output end of the seventh NOR gate circuit are connected to the first output end.

[0020] An embodiment of this application further provides a flip-flop, including one NOT gate circuit provided in any one of the foregoing possible implementations, and eight NAND gate circuits provided in any one of the foregoing possible implementations. The eight NAND gate circuits are respectively: a first NAND gate circuit, a second NAND gate circuit, a third NAND gate circuit, a fourth NAND gate circuit, a fifth NAND gate circuit, a sixth NAND gate circuit, a seventh NAND gate circuit, and an eighth NAND gate circuit. The flip-flop includes a data input end, a first output end, a second output end, a first clock signal end, and a second clock signal end. A signal input end of the NOT gate circuit and a first signal input end of the first NAND gate circuit are connected to the data input end. A signal output end of the NOT gate circuit is connected to a second signal input end of the second NAND gate circuit. A second signal input end of the first NAND gate circuit and a first signal input end of the second NAND gate circuit are connected to the first clock signal end. A first signal input end of the third NAND gate circuit is connected to a signal output end of the first NAND gate circuit. A second signal input end of the fourth NAND gate circuit is connected to a signal output end of the second NAND gate circuit. A second signal input end of the third NAND gate circuit and a signal output end of the fourth NAND gate circuit are connected to a second signal input end of the sixth NAND gate circuit. A first signal input end of the fourth NAND gate circuit and a signal output end of the third NAND gate circuit are connected to a first signal input end of the fifth NAND gate circuit. A second signal input end of the fifth NAND gate circuit and a first signal input end of the sixth NAND gate circuit are connected to the second clock signal end. A

signal output end of the fifth NAND gate circuit is connected to a first signal input end of the seventh NAND gate circuit. A signal output end of the sixth NAND gate circuit is connected to a second signal input end of the eighth NAND gate circuit. A second signal input end of the seventh NAND gate circuit and a signal output end of the eighth NAND gate circuit are connected to the second output end. A first signal input end of the eighth NAND gate circuit and a signal output end of the seventh NAND

¹⁰ gate circuit are connected to the first output end. [0021] An embodiment of this application further provides a chip, including a digital logic circuit. The digital logic circuit includes the logic gate circuit provided in any one of the foregoing possible implementations.

¹⁵ [0022] In some possible implementations, in the foregoing chip, the logic gate circuit may be set to be integrated in a back-end-of-line, so that a requirement of the chip on a monolithic three-dimension integration technology can be met, and objectives of reducing an area of ²⁰ the chip, reducing power consumption of the chip, and

improving performance of the chip are achieved.
 [0023] In some possible implementations, the chip further includes a substrate, a first device layer disposed on the substrate, and a second device layer. The second

device layer is located on a side that is of the first device layer and that faces away from the substrate. The first device layer is electrically connected to the second device layer. A CMOS transistor is set at the first device layer. An NFET in the logic gate circuit is an oxide semiconductor field-effect transistor, and an NFET in a latch

is distributed at the second device layer. [0024] In this way, during manufacturing of the forego-

ing chip, the first device layer may be manufactured first by using a CMOS technology in a front-end-of-line, and
then the second device layer is manufactured in a back-end-of-line. In other words, the logic gate circuit provided in this embodiment of this application is used, so that some digital logic circuits in the chip can be compatible with the back-end-of-line, and a requirement of the chip

 on the monolithic three-dimension integration technology can be met.

[0025] An embodiment of this application further provides an electronic device. The electronic device includes a printed circuit board and the chip provided in any one

45

of the foregoing possible implementations. The chip is electrically connected to the printed circuit board.

BRIEF DESCRIPTION OF DRAWINGS

50 [0026]

FIG. 1 is a schematic diagram of a structure of a logic gate circuit according to an embodiment of this application;

FIG. 2 is a schematic diagram of a structure of a NOT gate circuit according to an embodiment of this application;

FIG. 3 is a schematic diagram of a structure of a NOT

55

gate circuit according to an embodiment of this application;

FIG. 4 is a schematic diagram of a structure of a NOT gate circuit according to an embodiment of this application;

FIG. 5 is a schematic diagram of a structure of a NOT gate circuit according to an embodiment of this application;

FIG. 6 is a simulation diagram of a NOT gate circuit according to an embodiment of this application;

FIG. 7 is a schematic diagram of a structure of a NOR gate circuit according to an embodiment of this application;

FIG. 8 is a schematic diagram of a structure of a NOR gate circuit according to an embodiment of this application;

FIG. 9 is a simulation diagram of a NOR gate circuit according to an embodiment of this application;

FIG. 10 is a schematic diagram of a structure of a NAND gate circuit according to an embodiment of this application;

FIG. 11 is a simulation diagram of a NAND gate circuit according to an embodiment of this application; FIG. 12 is a schematic diagram of a structure of a latch according to an embodiment of this application; FIG. 13 is a simulation diagram of a latch according to an embodiment of this application;

FIG. 14 is a schematic diagram of a structure of a latch according to an embodiment of this application; FIG. 15 is a simulation diagram of a latch according to an embodiment of this application;

FIG. 16 is a schematic diagram of a structure of a flip-flop according to an embodiment of this application;

FIG. 17 is a simulation diagram of a flip-flop according to an embodiment of this application;

FIG. 18 is a schematic diagram of a structure of a flip-flop according to an embodiment of this application;

FIG. 19 is a simulation diagram of a flip-flop according to an embodiment of this application; and

FIG. 20 is a schematic diagram of a structure of a chip according to an embodiment of this application.

DESCRIPTION OF EMBODIMENTS

[0027] To make the objectives, technical solutions, and advantages of this application clearer, the following clearly describes the technical solutions in this application with reference to the accompanying drawings in this application. It is clear that the described embodiments are merely some rather than all of embodiments of this application. All other embodiments obtained by a person of ordinary skill in the art based on embodiments of this application without creative efforts shall fall within the protection scope of this application.

[0028] The terms "first", "second", and the like in embodiments of the specification in this application, claims,

and accompanying drawings are merely used for distinguishing and description, but should not be understood as indicating or implying relative importance, or should not be understood as indicating or implying a sequence.

⁵ A similar term such as "connected" or "connection" is used to express interconnection or interaction between different components, including direct connection or indirection connection between another component. In addition, the terms "include" and "have" and any variation

¹⁰ thereof are intended to cover a non-exclusive inclusion, for example, a method, system, product, or device that includes a series of steps or units, which is not necessarily limited to those clearly listed steps or units, but may include other steps or units that are not clearly listed or

¹⁵ inherent to the process, method, product, or device. "Up", "down", "left", and "right" are only used relative to a direction of a component in the accompanying drawings. These directional terms are opposite concepts. They are used for relative description and clarification, and may
²⁰ change correspondingly based on a change of the direction in which the component in the accompanying drawings is placed.

[0029] It should be understood that in this application, "at least one (item)" means one or more and "a plurality

of" means two or more. The term "and/or" is used for describing an association relationship between associated objects, and represents that three relationships may exist. For example, "A and/or B" may represent the following three cases: Only A exists, only B exists, and both

A and B exist, where A and B may be singular or plural. The character "/" generally indicates an "or" relationship between associated objects. "At least one of the following items (pieces)" or a similar expression thereof indicates any combination of these items, including a single item
(piece) or any combination of a plurality of items (pieces). For example, at least one of a, b, or c may indicate a, b, or c, "a and b", "a and c", "b and c", or "a, b, and c", where a, b, and c may be singular or plural.

[0030] Compared with a conventional technology in which an application scope of a digital logic circuit is limited because the digital logic circuit is manufactured based on a CMOS technology, embodiments of this application provide a logic gate circuit based on an NFET. Manufacturing of the logic gate circuit is not limited to the

⁴⁵ CMOS technology, so that an application scope of the digital logic circuit can be further expanded.

[0031] For example, in some possible implementations, the NFET used in the logic gate circuit provided in embodiments of this application may be an N-channel oxide semiconductor (OS) field-effect transistor, in other

⁵⁰ oxide semiconductor (OS) field-effect transistor, in other words, a channel layer of the NFET uses an oxide semiconductor material.

 [0032] A person skilled in the art may understand that a manufacturing temperature of the N-channel oxide
 ⁵⁵ semiconductor field-effect transistor is relatively low, so that an application of the digital logic circuit in a low-temperature manufacturing condition can be met.

[0033] An application of the digital logic circuit in a chip

10

is used as an example. Based on that the logic gate circuit provided in embodiments of this application may use an N-channel oxide semiconductor field-effect transistor, some digital logic circuits (such as a logic unit and a storage unit) in the chip can be integrated with a back-endof-line (BEOL) of the chip (for details, refer to the following and FIG. 20), so that an area of the chip can be reduced, power consumption of the chip can be reduced, and performance of the chip can be improved.

[0034] Certainly, according to an actual requirement, in some possible implementations, the NFET in the logic gate circuit provided in embodiments of this application may also use another manufacturing technology, for example, a low-temperature polycrystalline silicon (LTPS) technology, in other words, a channel layer of the NFET uses a polycrystalline silicon material. This is not limited in this application. The following embodiments are described by using an example in which the NFET is the N-channel oxide semiconductor field-effect transistor.

[0035] The following specifically describes the logic gate circuit provided in embodiments of this application. [0036] As shown in FIG. 1, a logic gate circuit 100 provided in this embodiment of this application includes a pull-up network 01, a pull-down network 02, a signal output end Output, at least one signal input end Input, a first voltage end, and a second voltage end. The pull-up network 01 and the pull-down network 02 each uses an NFET. The first voltage end may be a high-level voltage end, for example, a power supply end $V_{\mbox{\scriptsize DD}}.$ The second voltage end may be a low-level voltage end, for example, a ground end GND. This is not limited herein.

[0037] The pull-up network 01 includes a first NFET 10, and the first NFET 10 may also be referred to as a load transistor. The first NFET 10 includes a first gate g1, a second gate g2, a source s, and a drain d. The source s and the first gate g 1 of the first NFET 10 are connected to the first voltage end (V_{DD}), and the drain d and the second gate g2 of the first NFET 10 are both connected to the signal output end Output.

[0038] It may be understood that the foregoing first NFET 10 is of a dual-gate structure and has two gates (the first gate and the second gate). One of the first gate g1 and the second gate g2 is a top gate, and the other is a back gate. FIG. 1 is described only by using an example in which the second gate g2 is the top gate and the first gate g2 is the back gate. The following is described by using an example in which the first gate is the top gate and the second gate is the back gate.

[0039] In addition, in the NFET in this application, two electrodes (a first electrode and a second electrode) other than the gates are respectively the source s and the drain d, and the source s and the drain d may be equivalently interchanged. In other words, if the first electrode is the source s, the second electrode is the drain d. If the first electrode is the drain d, the second electrode is the source s. The following embodiments of this application are described by using an example in which the first electrode is the source s and the second electrode is the drain d.

[0040] For the foregoing pull-up network 01, the first NFET 10 is turned on under control of a high-level voltage of the first voltage end (V_{DD}), to output the high-level voltage of the first voltage end (V_{DD}) to the signal output end Output. In addition, a high-level voltage of the signal output end Output forms a positive feedback to the second gate g2 of the first NFET 10, so that the first NFET 10 is further turned on and a potential of the signal output end Output can be rapidly increased.

[0041] In addition, refer to FIG. 1. In the logic gate circuit 100, the pull-down network 02 includes at least a second NFET, in other words, the pull-down network 02 includes at least one NFET. The NFET in the pull-down

15 network 02 may also be referred to as a drive transistor. The pull-down network 02 is connected to the at least one signal input end Input, the second voltage end (GND), and the signal output end Output. The pull-down network 02 is configured to: control a second NFET 20

based on a voltage of the signal input end Input, and pull 20 down a voltage of the signal output end Output by using a voltage of the second voltage end (GND). In other words, under control of a high-level voltage of the at least one signal input end Input, the second NFET 20 in the

25 pull-down network 02 can output a low-level voltage of the second voltage end (GND) to the signal output end Output.

[0042] It may be understood that, in addition to the second NFET 20, another NFET may also be set in the pull-30 down network 02. A quantity of NFETs in the pull-down network 02 and a quantity of signal input ends Input connected to the pull-down network 02 are determined based on a logical relationship actually implemented by the logic gate circuit.

[0043] For example, in some possible implementations, when the logic gate circuit 100 implements a NOT gate (inverter) logical relationship, one NFET (the second NFET) may be set in the pull-down network 02, and the pull-down network 02 may be connected to one signal 40 input end Input. For a specific circuit setting, refer to the following related descriptions.

[0044] For another example, in some possible implementations, when the logic gate circuit 100 implements a NOR (not-or gate, NOR) gate logical relationship, two

45 NFETs (the second NFET and a third NFET) or one NFET (the second NFET) may be set in the pull-down network 02, and the pull-down network 02 may be connected to two signal input ends. For a specific circuit setting, refer to the following related descriptions.

50 [0045] For still another example, in some possible implementations, when the logic gate circuit 100 implements a NAND gate (not-and gate) logical relationship, two NFETs (the second NFET and a third NFET) may be set in the pull-down network 02, and the pull-down net-55 work 02 may be connected to two signal input ends. For a specific circuit setting, refer to the following related descriptions.

[0046] In conclusion, in the logic gate circuit 100 pro-

35

20

vided in this embodiment of this application, the pull-up network 01 and the pull-down network 02 each uses the NFET. The at least one NFET set in the pull-down network 02 (in other words, at least the second NFET is set) can be turned on under control of the high-level voltage of the at least one signal input end Input, to output the low-level voltage of the second voltage end (GND) to the signal output end Output, and pull down the voltage of the signal output end, thereby implementing logical "0" signal output. The first NFET 10 in the pull-up network 01 is turned on under control of the high-level voltage of the first voltage end (V_{DD}) , to output the high-level voltage of the first voltage end (V_{DD}) to the signal output end Output, and pull up the voltage of the signal output end. In addition, the high-level voltage of the signal output end Output forms the positive feedback to the second gate g2 of the first NFET 10, so that the first NFET 10 is further turned on and the potential of the signal output end Output can be rapidly increased, thereby implementing logical "1" signal output. In other words, the logic gate circuit 100 provided in this embodiment of this application may implement the logical "0" signal output and the logic " 1" signal output only by using the NFET.

[0047] The logic gate circuit 100 provided in this embodiment of this application may be set to keep the pullup network 01 unchanged (to be specific, the first NFET 10 is used), and only adjust a setting of the pull-down network 02, to implement the logic gate circuit 100 (for example, a NOT gate circuit, a NOR gate circuit, or a NAND gate circuit) with different logical relationships. The following describes a specific setting of the pull-down network 02 through specific embodiments when the logic gate circuit 100 is a NOT gate circuit, a NOR gate circuit, or a NAND gate circuit.

Embodiment 1

[0048] Refer to FIG. 2, FIG. 3, FIG. 4, and FIG. 5. In Embodiment 1, a logic gate circuit 100 is a NOT gate circuit 1. In this case, a pull-down network 02 includes one NFET (namely, the second NFET 20), and the pulldown network 02 is connected to a signal input end Input. [0049] For example, as shown in FIG. 2, in some possible implementations, the second NFET 20 may be of a dual-gate structure. A back gate of the second NFET 20 is connected to the signal input end Input. Both a top gate and a source of the second NFET 20 are connected to the second voltage end (GND). A drain of the second NFET 20 is connected to a signal output end Output.

[0050] For example, as shown in FIG. 3, in some possible implementations, the second NFET 20 may be of a dual-gate structure. A top gate of the second NFET 20 is connected to the signal input end Input. Both a back gate and a source of the second NFET 20 are connected to a second voltage end (GND). A drain of the second NFET 20 is connected to a signal output end Output.

[0051] For example, as shown in FIG. 4, in some possible implementations, the second NFET 20 may be of a dual-gate structure. Both a top gate and a back gate of the second NFET 20 are connected to the signal input end Input. A source of the second NFET 20 is connected to a second voltage end (GND). A drain of the second NFET 20 is connected to a signal output end Output.

5 [0052] For example, as shown in FIG. 5, in some possible implementations, the second NFET 20 may be of a single-gate structure. A gate of the second NFET 20 is connected to the signal input end Input. A source of the

10 second NFET 20 is connected to a second voltage end (GND). A drain of the second NFET 20 is connected to a signal output end Output.

[0053] FIG. 6 is a simulation diagram of the NOT gate circuit 1 shown in FIG. 2. The following briefly describes a working principle of the NOT gate circuit 1 with refer-

ence to FIG. 6 and FIG. 2. [0054] Refer to FIG. 2 and FIG. 6. The second NFET

20 is turned on when a voltage of a signal input to the signal input end Input is a high-level voltage. In this case, resistance of the second NFET 20 is far less than resist-

ance of a first NFET 10, so that a low-level voltage of the second voltage end (GND) is output to the signal output end Output, and a voltage of the signal output end Output is pulled down. In other words, when the high-level volt-

25 age is input to the signal input end Input, the signal output end Output outputs a low-level voltage (namely, a logical "0" signal). The second NFET 20 is turned off when a voltage of a signal input to the signal input end Input is a low-level voltage. The first NFET 10 is turned on under 30 control of a high-level voltage of a first voltage end (V_{DD}).

In this case, resistance of the first NFET 10 is far less than resistance of the second NFET 20, so that the highlevel voltage of the first voltage end (V_{DD}) is output to the signal output end Output, and a voltage of the signal out-

35 put end Output is pulled up. In addition, a high-level voltage of the signal output end Output forms a positive feedback to a second gate g2 of the first NFET 10, so that the first NFET 10 is further turned on and a potential of the signal output end Output can be rapidly increased. 40 In other words, when the low-level voltage is input to the signal input end Input, the signal output end Output outputs the high-level voltage (namely, a logical "1" signal). [0055] In addition, it can be learned from FIG. 6 that the NOT gate circuit 1 in this embodiment of this appli-45 cation can implement inverted output close to full swing.

Embodiment 2

[0056] Refer to FIG. 7. In Embodiment 2, a logic gate 50 circuit 100 is a NOR gate circuit 2. In this case, a pulldown network 02 is connected to two signal input ends (a first signal input end InputA and a second signal input end InputB). In the NOR gate circuit 2, as shown in FIG. 7, one NFET (namely, a second NFET 20) may be set in 55 the pull-down network 02. As shown in FIG. 8, two NFETs (a second NFET 20 and a third NFET 30) may alternatively be set in the pull-down network 02.

[0057] For example, as shown in FIG. 7, in some pos-

sible implementations, the second NFET 20 may be of a dual-gate structure. A source of the second NFET 20 is connected to a second voltage end (GND). A drain of the second NFET 20 is connected to a signal output end Output. One of two gates of the second NFET 20 is connected to the first signal input end InputA, and the other is connected to the second signal input end InputB. For example, in some embodiments, a top gate of the second NFET 20 may be connected to the first signal input end InputA. A back gate of the second NFET 20 may be connected to the second signal input end InputB (as shown in FIG. 7). For another example, in some embodiments, a top gate of the second NFET 20 may be connected to the second signal input end InputB. A back gate of the second NFET 20 may be connected to the first signal input end InputA.

[0058] For example, as shown in FIG. 8, in some possible implementations, the two NFETs (the second NFET 20 and the third NFET 30) may be set in the pull-down network 02. The second NFET 20 and the third NFET 30 are set in parallel between a second voltage end (GND) and a signal output end Output. In other words, a source of the second NFET 20 is connected to the second voltage end (GND). A drain of the second NFET 20 is connected to the signal output end Output. A source of the third NFET 30 is connected to the second voltage end (GND). A drain of the third NFET 30 is connected to the second voltage end (GND). A drain of the third NFET 30 is connected to the second voltage end (GND). A drain of the third NFET 30 is connected to the second voltage end (GND).

[0059] A gate setting manner of the foregoing second NFET 20 and the third NFET 30 may be similar to a setting of the second NFET 20 in Embodiment 1. The second NFET 20 and the third NFET 30 may be of dual-gate structures, or may be of single-gate structures. A specific connection manner may be as follows:

[0060] For example, in some possible implementations, when the second NFET 20 and the third NFET 30 are of the dual-gate structures, as shown in FIG. 8, a back gate of the second NFET 20 is connected to the first signal input end InputA. Atop gate of the second NFET 20 is connected to the second voltage end (GND). A back gate of the third NFET 30 is connected to the second signal input end InputB. A top gate of the third NFET 30 is connected to the second voltage end (GND). [0061] For another example, in some other possible implementations, a connection relationship between a top gate and a back gate of the second NFET 20 or the third NFET 30 in FIG. 8 may be exchanged (refer to a gate setting manner of the second NFET 20 in FIG. 3). To be specific, a top gate of the second NFET 20 is connected to the first signal input end InputA. A back gate of the second NFET 20 is connected to the second voltage end (GND). A top gate of the third NFET 30 is connected to the second signal input end InputB. A back gate of the third NFET 30 is connected to the second voltage end (GND).

[0062] For still another example, in some possible implementations, when the second NFET 20 and the third NFET 30 are of the dual-gate structures, refer to a gate

setting manner of the second NFET 20 in FIG. 4. In the NOR gate circuit 2, it may be set that both a top gate and a back gate of the second NFET 20 are connected to the first signal input end InputA, and both a top gate and a back gate of the third NFET 30 are connected to the sec-

ond signal input end InputB. [0063] For still another example, in some possible implementations, when the second NFET 20 and the third NFET 30 are of the single-gate structures, refer to a gate

¹⁰ setting manner of the second NFET 20 in FIG. 5. In the NOR gate circuit 2, it may be set that the first signal input end InputA is connected to a gate of the second NFET 20, and the second signal input end InputB is connected to a gate of the third NFET 30.

¹⁵ [0064] Certainly, the foregoing descriptions are provided by using an example in which the second NFET 20 and the third NFET 30 both are of the dual-gate structures or the single-gate structures, and both are connected in a same connection manner. However, this is not limited

in this application. In some embodiments, the second NFET 20 and the third NFET 30 in the NOR gate circuit 2 may also have different setting structures, for example, one may be of the dual-gate structure, and the other may be of the single-gate structure. For details about the connection manner, refer to the foregoing descriptions. De-

tails are not described herein again.

[0065] FIG. 9 is a simulation diagram of the NOR gate circuit 2 shown in FIG. 7. The following briefly describes a working principle of the NOR gate circuit 2 with reference to FIG. 9 and FIG. 7.

³⁰ ence to FIG. 9 and FIG. 7.
[0066] Refer to FIG. 7 and FIG. 9. The second NFET 20 is turned off when both the first signal input end InputA and the second signal input end InputB are of low-level voltages. A first NFET 10 is turned on under control of a high-level voltage of a first voltage end (V_{DD}). In this case, resistance of a first NFET 10 is far less than resistance of the second NFET 20, so that the high-level voltage of the first voltage end (V_{DD}) is output to the signal output end Output, and a voltage of the signal output end Output 40 is pulled up. In addition, a high-level voltage of the signal output end Output forms a positive feedback to a second gate q2 of the first NEET 10 is that the first NEET 10 is

gate g2 of the first NFET 10, so that the first NFET 10 is further turned on and a potential of the signal output end Output can be rapidly increased. In other words, when
the low-level voltages are input to both the first signal

input end InputA and the second signal input end InputB, the signal output end Output outputs the high-level voltage (namely, a logical " 1" signal). The second NFET 20 is turned on when a high-level voltage is input to at least
one of the first signal input end InputA and the second signal input end InputB. In this case, resistance of the second NFET 20 is far less than resistance of a first NFET 10, so that a low-level voltage of the second voltage end (GND) is output to the signal output end Output, and a voltage of the signal output end Output is pulled down. In other words, when the high-level voltage is input to the at least one of the first signal input end InputB, the signal output end

Output outputs a low-level voltage (namely, a logical "0" signal).

[0067] Compared with a NOR gate circuit that uses a CMOS technology and requires four transistors, the NOR gate circuit provided in Embodiment 2 only needs two NFETs or three NFETs to implement a logical function of the NOR gate circuit, that is, the NOR gate circuit provided in Embodiment 2 can reduce a quantity of transistors, thereby reducing an area of a device (for example, a chip).

Embodiment 3

[0068] Refer to FIG. 10. In Embodiment 3, a logic gate circuit 100 is a NAND gate circuit 3. In this case, a pull-down network 02 is connected to two signal input ends (a first signal input end InputA and a second signal input end InputB). Two NFETs (a second NFET 20 and a third NFET 30) are set in the pull-down network 02. A source of the third NFET 30 is connected to a second voltage end (GND). A drain of the third NFET 30 is connected to a source of the second NFET 20. A drain of the second NFET 20 is connected to a signal output end Output. In other words, the second NFET 20 and the third NFET 30 are set in series between the second voltage end (GND) and the signal output end Output.

[0069] A gate setting manner and a connection manner of the foregoing second NFET 20 and the third NFET 30 may be similar to a setting of the second NFET 20 in Embodiment 1. In the NAND gate circuit 3, the second NFET 20 and the third NFET 30 may be of dual-gate structures, or may be of single-gate structures. A specific connection manner may be as follows:

[0070] For example, in some possible implementations, as shown in FIG. 10, in the NAND gate circuit 3, the second NFET 20 and the third NFET 30 may be of the dual-gate structures. Both a top gate and a back gate of the second NFET 20 are connected to the first signal input end InputA, and both a top gate and a back gate of the third NFET 30 are connected to the second signal input end InputB.

[0071] For another example, in some possible implementations, refer to a gate setting manner of the second NFET 20 in FIG. 2. In the NAND gate circuit 3, the second NFET 20 and the third NFET 30 may be of the dual-gate structures. A back gate of the second NFET 20 is connected to the first signal input end InputA. A top gate of the second NFET 20 is connected to the drain of the third NFET 30. A back gate of the third NFET 30 is connected to the second signal input end InputB. Both a top gate and the source of the third NFET 30 are connected to the second voltage end (GND).

[0072] For still another example, in other possible implementations, refer to a gate setting manner of the second NFET 20 in FIG. 3. In the NAND gate circuit 3, the second NFET 20 and the third NFET 30 are of the dualgate structures. A top gate of the second NFET 20 is connected to the first signal input end InputA. A back

gate of the second NFET 20 is connected to the drain of the third NFET 30. A top gate of the third NFET 30 is connected to the second signal input end InputB. Both a back gate and the source of the third NFET 30 are connected to the second voltage end (GND).

[0073] For still another example, in some possible implementations, refer to a gate setting manner of the second NFET 20 in FIG. 5. In the NAND gate circuit 3, the second NFET 20 and the third NFET 30 may be of the

¹⁰ single-gate structures. The first signal input end InputA is connected to a gate of the second NFET 20, and the second signal input end InputB is connected to a gate of the third NFET 30.

[0074] FIG. 11 is a simulation diagram of the NAND
 gate circuit 3 shown in FIG. 10. The following briefly describes a working principle of the NAND gate circuit 3 with reference to FIG. 11 and FIG. 10.

[0075] Refer to FIG. 10 and FIG. 11. The second NFET 20 and the third NFET 30 are turned on when both the
 ²⁰ first signal input end InputA and the second signal input end InputB are of high-level voltages. In this case, resistance of the pull-down network is far less than resistance of a pull-up network, so that a low-level voltage of the second voltage end (GND) is output to the signal output
 ²⁵ end Output, and a voltage of the signal output end Output

is pulled down. In other words, when the high-level voltages are input to both the first signal input end InputA and the second signal input end InputB, the signal output end Output outputs a low-level voltage (namely, a logical
 "0" signal). At least one of the second NFET 20 and the

third NFET 30 is turned off when a low-level voltage is input to at least one of the first signal input end InputA and the second signal input end InputB. A first NFET 10 is turned on under control of a high-level voltage of a first

voltage end (V_{DD}). In this case, resistance of a pull-up network is far less than resistance of the pull-down network, so that the high-level voltage of the first voltage end (V_{DD}) is output to the signal output end Output, and a voltage of the signal output end Output is pulled up. In
addition, a high-level voltage of the signal output end Output forms a positive feedback to a second gate g2 of the first NFET 10, so that the first NFET 10 is further turned on and a potential of the signal output end Output

can be rapidly increased. In other words, when the lowlevel voltage is input to the at least one of the first signal input end InputA and the second signal input end InputB, the signal output end Output outputs the high-level voltage (namely, a logical "1" signal).

[0076] In addition, based on the NOT gate circuit 1, the
⁵⁰ NOR gate circuit 2, and the NAND gate circuit 3 provided in the foregoing embodiments, a logic function circuit (or a device) in a digital logic circuit may be further formed, such as a latch or a flip-flop. However, this is not limited in this application.

⁵⁵ [0077] For example, based on the NOT gate circuit 1, the NOR gate circuit 2, and the NAND gate circuit 3 provided in the foregoing embodiments, an embodiment of this application provides two different latches (latch) and

10

15

20

25

two different flip-flops (FFs). The following separately describes specific circuit settings of two different latches (a latch 1 and a latch 2) and two different flip-flops (a flipflop 1 and a flip-flop 2).

Latch 1

[0078] Based on the NOT gate circuit 1 provided in the foregoing Embodiment 1 and the NOR gate circuit 2 provided in Embodiment 2, this application provides the latch 1.

[0079] As shown in FIG. 12, a latch 1-L1 may include one NOT gate circuit 1 and four NOR gate circuits 2. The four NOR gate circuits 2 are respectively: a first NOR gate circuit 2_1, a second NOR gate circuit 2_2, a third NOR gate circuit 2_3, and a fourth NOR gate circuit 2_4. Specific circuits of the four NOR gate circuits (2_1, 2_2, 2_3, and 2_4) may be completely the same, or may be not completely the same. This is not limited in this application.

[0080] The following describes a specific connection manner of the NOT gate circuit 1 and the four NOR gate circuits $(2_1, 2_2, 2_3, \text{ and } 2_4)$ in the latch 1-L1.

[0081] As shown in FIG. 12, the latch 1-L1 includes a data input end D, a first output end Q, a second output end P, and a clock signal end CLK. A signal input end of the NOT gate circuit 1 and a first signal input end InputA of the first NOR gate circuit 2_1 are connected to the data input end D. A signal output end of the NOT gate circuit 1 is connected to a second signal input end InputB of the second NOR gate circuit 2_2. A second signal input end InputB of the first NOR gate circuit 2_1 and a first signal input end InputA of the second NOR gate circuit 2 2 are connected to the clock signal end $\overline{\text{CLK}}$. A first signal input end InputA of the third NOR gate circuit 2_3 is connected to a signal output end of the first NOR gate circuit 2_1. Both a second signal input end InputB of the third NOR gate circuit 2 3 and a signal output end of the fourth NOR gate circuit 2_4 are connected to the second output end P. Both a signal output end of the third NOR gate circuit 2_3 and a first signal input end InputA of the fourth NOR gate circuit 2_4 are connected to the first output end Q. A second signal input end InputB of the fourth NOR gate circuit 2_4 is connected to a signal output end of the second NOR gate circuit 2_2.

[0082] For example, the NOT gate circuit 1 in the latch 1-L 1 uses a NOT gate circuit structure shown in FIG. 2, and all the four NOR gate circuits (2_1, 2_2, 2_3, and 2_4) use a NOR gate circuit structure shown in FIG. 7. FIG. 13 is a simulation diagram of the latch 1-L1, and a truth table 1 is a truth table of the latch 1-L1. Potentials of S and S' in the truth table 1 respectively correspond to potentials of an S end and an S' end in FIG. 12. A CLK signal in the truth table 1 is an inverted signal of an input signal of the clock signal end CLK.

[0083] Refer to FIG. 12, FIG. 13, and the truth table 1. It can be learned that, only when a CLK signal is a highlevel potential (in other words, CLK = 1, and $\overline{CLK} = 0$), an input signal (corresponding to InputD in FIG. 13) of the data input end D can be transmitted to the first output end Q (corresponding to OutputQ in FIG. 13) by using the latch 1-L1. When a CLK signal is a low-level potential (in other words, CLK = 0, and $\overline{\text{CLK}}$ = 1), the latch 1-L1 maintains an original state (namely, PRE). An input signal of the data input end D cannot change output of the first output end Q. An output signal (corresponding to OutputP in FIG. 13) of the second output end P and an output signal of the first output end Q are a group of inverted signals.

Truth table 1								
	CLK=1		CLK=0					
	D=0	D=1	D=0	D=1				
S	1	0	0	0				
S'	0	1	0	0				
Ρ	1	0	PRE	PRE				
Q	0	1	PRE	PRE				

Truth	table	
IIUUI	เฉมเธ	

Latch 2

[0084] Based on the NOT gate circuit 1 provided in the foregoing Embodiment 1 and the NAND gate circuit 3 provided in Embodiment 3, this application further provides the latch 2.

³⁰ [0085] As shown in FIG. 14, a latch 2-L2 may include one NOT gate circuit 1 and four NAND gate circuits 3. The four NAND gate circuits 3 are respectively: a first NAND gate circuit 3_1, a second NAND gate circuit 3_2, a third NAND gate circuit 3_3, and a fourth NAND gate

³⁵ circuit 3_4. Specific circuits of the four NAND gate circuits (3_1, 3_2, 3_3, and 3_4) may be completely the same, or may be not completely the same. This is not limited in this application.

[0086] The following describes a specific connection
 ⁴⁰ manner of the NOT gate circuit 1 and the four NAND gate circuits (3_1, 3_2, 3_3, and 3_4) in the latch 2-L2.

[0087] As shown in FIG. 14, the latch 2-L2 includes a data input end D, a first output end Q, a second output end P, and a clock signal end CLK. Both a signal input

45 end of the NOT gate circuit 1 and a first signal input end InputA of the first NAND gate circuit 3_1 are connected to the data input end D. A signal output end of the NOT gate circuit 1 is connected to a second signal input end InputB of the second NAND gate circuit 3 2. Both a sec-50 ond signal input end InputB of the first NAND gate circuit 3 1 and a first signal input end InputA of the second NAND gate circuit 3_2 are connected to the clock signal end CLK. A first signal input end InputA of the third NAND gate circuit 3_3 is connected to a signal output end of 55 the first NAND gate circuit 3_1. Both a second signal input end InputB of the third NAND gate circuit 3_3 and a signal output end of the fourth NAND gate circuit 3_4

are connected to the second output end P. Both a signal output end of the third NAND gate circuit 3_3 and a first signal input end InputA of the fourth NAND gate circuit 3_4 are connected to the first output end Q. A second signal input end InputB of the fourth NAND gate circuit 3_4 is connected to a signal output end of the second NAND gate circuit 3_2.

[0088] For example, the NOT gate circuit 1 in the latch 2-L2 uses a NOT gate circuit structure shown in FIG. 2, and all the four NAND gate circuits (3_1, 3_2, 3_3, and 3_4) use a NAND gate circuit structure shown in FIG. 10. FIG. 15 is a simulation diagram of the latch 2-L2, and a truth table 2 is a truth table of the latch 2-L2. Potentials of S and S' in the truth table 2 respectively correspond to potentials of an S end and an S' end in FIG. 14.

Т	'n	ıtk	n f	ah	le	2
				ar	,16	~

	CLK=	1	CLK=0		
	D=0 D=1		D=0	D=1	
S	1 0		1	1	
S'	0	1	1	1	
Р	1	0	PRE	PRE	
Q	0	1	PRE	PRE	

[0089] Refer to FIG. 14, FIG. 15, and the truth table 2. It can be learned that, only when a clock signal input to the clock signal end CLK is a high-level potential (in other words, CLK=1), an input signal (corresponding to InputD in FIG. 15) of the data input end D can be output to the first output end Q (corresponding to OutputQ in FIG. 15) by using the latch 2-L2. When a clock signal input to the clock signal end CLK is a low-level potential (in other words, CLK=0), the latch 2-L2 maintains an original state (namely, PRE), and an input signal of the data input end D cannot change output of the first output end Q. An output signal (corresponding to OutputP in FIG. 13) of the second output end P and an output signal of the first output end Q are a group of inverted signals.

Flip-flop 1

[0090] Based on the NOT gate circuit 1 provided in the foregoing Embodiment 1 and the NOR gate circuit 2 provided in Embodiment 2. This application provides the flip-flop 1.

[0091] As shown in FIG. 16, a flip-flop 1-F1 may include one NOT gate circuit 1 and eight NOR gate circuits 2. The eight NOR gate circuits 2 are respectively: a first NOR gate circuit 2_1, a second NOR gate circuit 2_2, a third NOR gate circuit 2_3, a fourth NOR gate circuit 2_4, a fifth NOR gate circuit 2_5, a sixth NOR gate circuit 2_6, a seventh NOR gate circuit 2_7, and an eighth NOR gate circuit 2_8. Specific circuits of the eight NOR gate circuits (2_1, 2_2, 2_3, 2_4, 2_5, 2_6, 2_7, and 2_8) may be completely the same, or may be not completely the same. This is not limited in this application.

[0092] The following describes a specific connection manner of the NOT gate circuit 1 and the eight NOR gate circuits (2_1, 2_2, 2_3, 2_4, 2_5, 2_6, 2_7, and 2_8) in

the flip-flop 1-F1.
[0093] As shown in FIG. 16, the flip-flop 1-F 1 includes a data input end D, a first output end Q, a second output end P, a first clock signal end CLK1, and a second clock
¹⁰ signal end CLK2. Both a signal input end of the NOT gate circuit 1 and a first signal input end InputA of the first NOR gate circuit 2 1 are connected to the data input end

 D. A signal output end of the NOT gate circuit 1 is connected to a second signal input end InputB of the second
 ¹⁵ NOR gate circuit 2_2. Both a second signal input end InputB of the first NOR gate circuit 2_1 and a first signal

input end InputA of the second NOR gate circuit 2_2 are connected to the first clock signal end CLK1. A first signal input end InputA of the third NOR gate circuit 2_3 is connected to a signal output end of the first NOR gate circuit

- 2_1. A second signal input end InputB of the fourth NOR gate circuit 2_4 is connected to a signal output end of the second NOR gate circuit 2_2. Both a second signal input end InputB of the third NOR gate circuit 2_3 and a
 ²⁵ signal output end of the fourth NOR gate circuit 2_4 are connected to a second signal input end InputB of the sixth NOR gate circuit 2_6. Both a first signal input end
- InputA of the fourth NOR gate circuit 2 4 and a signal output end of the third NOR gate circuit 2_3 are connect-30 ed to a first signal input end InputA of the fifth NOR gate circuit 2_5. Both a second signal input end InputB of the fifth NOR gate circuit 2_5 and a first signal input end InputA of the sixth NOR gate circuit 2_6 are connected to the second clock signal end CLK2. A signal output end 35 of the fifth NOR gate circuit 2_5 is connected to a first signal input end InputA of the seventh NOR gate circuit 2 7. A signal output end of the sixth NOR gate circuit 2 6 is connected to a second signal input end InputB of the eighth NOR gate circuit 2 8. Both a second signal 40 input end InputB of the seventh NOR gate circuit 2_7 and a signal output end of the eighth NOR gate circuit 2_8 are connected to the second output end P. A first signal input end InputA of the eighth NOR gate circuit 2 8 and a signal output end of the seventh NOR gate circuit 2 7

⁴⁵ are connected to the first output end Q.
[0094] Refer to FIG. 16. In the flip-flop 1-F 1, the NOT gate circuit 1, the first NOR gate circuit 2_1, the second NOR gate circuit 2_2, the third NOR gate circuit 2_3, and the fourth NOR gate circuit 2_4 form a master latch ML
⁵⁰ (master latch), and the fifth NOR gate circuit 2_5, the sixth NOR gate circuit 2_6, the seventh NOR gate circuit 2_7, and the eighth NOR gate circuit 2_8 form a slave latch SL (slave latch).

[0095] For example, the NOT gate circuit 1 in the flipflop 1-F1 uses a NOT gate circuit structure shown in FIG.
2, and all the eight NOR gate circuits use a NOR gate circuit structure shown in FIG. 7. FIG. 17 is a simulation diagram of the flip-flop 1-F1. Clock signals received by

the first clock signal end CLK1 and the second clock signal end CLK2 are a group of inverted clock signals. A CLK signal in FIG. 17 may be correspondingly input to the second clock signal end CLK2, and an inverted signal (namely, a $\overline{\text{CLK}}$ signal) of the CLK signal may be input to the first clock signal end CLK1. For example, an inverter (for example, the NOT gate circuit in the foregoing Embodiment 1) may be used to perform inversion on the CLK signal to obtain the $\overline{\text{CLK}}$ signal.

[0096] Refer to FIG. 16 and FIG. 17. It can be learned that, when a clock signal input to the second clock signal end CLK2 is a high-level potential (in other words, CLK = 1, and $\overline{\text{CLK}}$ = 0), an input signal (corresponding to InputD in FIG. 17) of the data input end D is transmitted to an S end by using the master latch ML. However, because CLK=1, in this case, an output state of the slave latch SL is irrelevant to output of the S end, and is in a hold state. When a clock signal input to the second clock signal end CLK2 is a low-level potential (in other words, CLK = 0, and $\overline{CLK} = 1$), in this case, a signal transmitted to an S end by the master latch ML is irrelevant to an input signal of the data input end D, and output of the S end remains unchanged and is output to the first output end Q (corresponding to OutputQ in FIG. 17) by using the slave latch SL. In this case, only when the clock signal input to the second clock signal end CLK2 changes from the high potential to the low potential (namely, a negative CLK edge, in other words, a negative edge of the clock signal), the input signal of the data input end D can be output to the first output end Q, in other words, the flipflop implements a negative-edge-triggered FF (namely, a negative-edge-triggered FF). An output signal (corresponding to OutputP in FIG. 17) of the second output end P and an output signal of the first output end Q are a group of inverted signals.

[0097] Certainly, in some other possible implementations, the clock signals input to the first clock signal end CLK1 and the second clock signal end CLK2 may be interchanged, to be specific, the CLK signal in FIG. 17 is input to the first clock signal end CLK1, and the inverted signal (namely, the CLK signal) of the CLK signal in FIG. 17 is input to the second clock signal end CLK2. In this case, the flip-flop can implement a positive-edge-triggered FF (namely, a positive-edge-triggered FF). In other words, the input signal of the data input end D can be output to the first output end Q only when the clock signal changes from the low potential to the high potential.

[0098] In other words, the foregoing flip-flop 1-F1 may implement the negative-edge-triggered FF, or may implement the positive-edge-triggered FF.

Flip-flop 2

[0099] Based on the NOT gate circuit 1 provided in the foregoing Embodiment 1 and the NAND gate circuit 3 provided in Embodiment 3. This application provides the flip-flop 2.

[0100] As shown in FIG. 18, a flip-flop 2-F2 may include

one NOT gate circuit 1 and eight NAND gate circuits 3. The eight NAND gate circuits 3 are respectively: a first NAND gate circuit 3_1, a second NAND gate circuit 3_2, a third NAND gate circuit 3_3, a fourth NAND gate circuit

- ⁵ 3_4, a fifth NAND gate circuit 3_5, a sixth NAND gate circuit 3_6, a seventh NAND gate circuit 3_7, and an eighth NAND gate circuit 3_8. The eight NAND gate circuits (3_1, 3_2, 3_3, 3_4, 3_5, 3_6, 3_7, and 3_8) may be completely the same, or may be not completely the
 ¹⁰ same. This is not limited in this application.
 - **[0101]** The following describes a specific connection manner of the NOT gate circuit 1 in the flip-flop 2-F2 and the eight NAND gate circuits (3_1, 3_2, 3_3, 3_4, 3_5, 3_6, 3_7, and 3_8).
- 15 [0102] As shown in FIG. 18, the flip-flop 2-F2 includes a data input end D, a first output end P, a second output end Q, a first clock signal end CLK1, and a second clock signal end CLK2. Both a signal input end of the NOT gate circuit 1 and a first signal input end InputA of the first 20 NAND gate circuit 3_1 are connected to the data input end D. A signal output end of the NOT gate circuit 1 is connected to a second signal input end InputB of the second NAND gate circuit 3_1. Both a second signal input end InputB of the first NAND gate circuit 3 1 and a first 25 signal input end InputA of the second NAND gate circuit 3 2 are connected to the first clock signal end CLK 1. A first signal input end InputA of the third NAND gate circuit 3 3 is connected to a signal output end Output of the first NAND gate circuit 3_1. A second signal input end InputB 30 of the fourth NAND gate circuit 3_4 is connected to a signal output end of the second NAND gate circuit 3_2. Both a second signal input end InputB of the third NAND gate circuit 3 3 and a signal output end of the fourth NAND gate circuit 3 4 are connected to a second signal 35 input end InputB of the sixth NAND gate circuit 3_6. A first signal input end InputA of the fourth NAND gate circuit 3_4 and a signal output end of the third NAND gate circuit 3 3 are connected to a first signal input end InputA of the fifth NAND gate circuit 3 5. Both a second signal 40 input end InputB of the fifth NAND gate circuit 3_5 and a first signal input end InputA of the sixth NAND gate circuit 3_6 are connected to the second clock signal end CLK2. A signal output end of the fifth NAND gate circuit
- 3_5 is connected to a first signal input end InputA of the
 seventh NAND gate circuit 3_7. A signal output end of
 the sixth NAND gate circuit 3_6 is connected to a second
 signal input end InputB of the eighth NAND gate circuit
 3_8. Both a second signal input end InputB of the seventh
 NAND gate circuit 3_7 and a signal output end of the
 eighth NAND gate circuit 3_8 are connected to the second output end P. Both a first signal input end InputA of
 the eighth NAND gate circuit 3_8 and a signal output end
 of the seventh NAND gate circuit 3_7 are connected to
- ⁵⁵ **[0103]** Refer to FIG. 18. In the flip-flop 2-F2, the NOT gate circuit 1, the first NAND gate circuit 3_1, the second NAND gate circuit 3_2, the third NAND gate circuit 3_3, and the fourth NAND gate circuit 3_4 form a master latch

ML (master latch), and the fifth NAND gate circuit 3_5, the sixth NAND gate circuit 3_6, the seventh NAND gate circuit 3_7, and the eighth NAND gate circuit 3_8 form a slave latch SL (slave latch).

[0104] For example, the NOT gate circuit 1 in the flipflop 2-F2 uses a NOT gate circuit structure shown in FIG. 2, and all the eight NAND gate circuits use a NAND gate circuit structure shown in FIG. 10. FIG. 19 is a simulation diagram of the flip-flop 2-F2. Clock signals received by the first clock signal end CLK1 and the second clock signal end CLK2 are a group of inverted clock signals. The CLK signal in FIG. 19 is correspondingly input to the first clock signal end CLK1, and an inverted signal (namely, a $\overline{\text{CLK}}$ signal) of the CLK signal is input to the second clock signal end CLK2. For example, an inverter (for example, the NOT gate circuit in the foregoing Embodiment 1) may be used to perform inversion on the CLK signal to obtain the $\overline{\text{CLK}}$ signal.

[0105] Refer to FIG. 18 and FIG. 19. When a clock signal input to the first clock signal end CLK1 is a highlevel potential (in other words, CLK = 1, and $\overline{CLK} = 0$), an input signal (corresponding to InputD in FIG. 19) of the data input end D is transmitted to an S end by using the master latch ML. However, because CLK = 1, in this case, an output state of the slave latch SL is irrelevant to output of the S end, and is in a hold state. When a clock signal input to the first clock signal end CLK1 is a low-level potential (in other words, CLK = 0, and \overline{CLK} = 1), in this case, a signal transmitted to an S end by the master latch ML is irrelevant to an input signal of the data input end D, and output of the S end remains unchanged and is output to the first output end Q (corresponding to OutputQ in FIG. 19) by using the slave latch SL. Therefore, only when the clock signal input to the first clock signal end CLK1 is converted from the high potential to the low potential (namely, a negative CLK edge, in other words, a negative edge of the clock signal), the input signal of the data input end D can be output to the first output end Q, that is, the flip-flop implements a negativeedge-triggered FF (namely, a negative-edge-triggered FF). An output signal (corresponding to OutputP in FIG. 19) of the second output end P and an output signal of the first output end Q are a group of inverted signals.

[0106] Certainly, in some other possible implementations, the clock signals input to the first clock signal end CLK1 and the second clock signal end CLK2 may be interchanged, to be specific, the CLK signal in FIG. 19 is input to the second clock signal end CLK2, and the inverted signal (namely, the CLK signal) of the CLK signal in FIG. 19 is input to the first clock signal end CLK1. In this case, the flip-flop can implement a positive-edge-triggered FF (namely, a positive-edge-triggered FF). In other words, the input signal of the data input end D can be output to the first output end Q only when the clock signal is converted from the low potential to the high potential.

[0107] In other words, the foregoing flip-flop 2-F2 may implement the negative-edge-triggered FF, or may im-

plement the positive-edge-triggered FF.

[0108] In addition, an embodiment of this application further provides a digital logic circuit. The digital logic circuit may include the logic gate circuit provided in any

- ⁵ one of the foregoing possible implementations. For example, the digital logic circuit may include one or more of the NOT gate circuit, the NOR gate circuit, and the NAND gate circuit provided in the foregoing embodiments.
- ¹⁰ **[0109]** An embodiment of this application further provides a chip. A digital logic circuit in the chip may include the foregoing logic gate circuit (such as the flip-flop or the latch).

[0110] In some possible implementations, the logic
gate circuit may be set to be integrated in a back-end-ofline of the chip, so that a requirement of the chip on a monolithic three-dimension integration technology can be met, and objectives of reducing an area of the chip, reducing power consumption of the chip, and improving
performance of the chip are achieved.

[0111] For example, in some possible implementations, as shown in FIG. 20, the chip provided in this embodiment of this application may include a substrate 200, a first device layer 201 disposed on the substrate 200,

and a second device layer 202. The second device layer 202 is located on a side that is of the first device layer 201 and that is away from the substrate 200. The first device layer 201 is electrically connected to the second device layer 202. For example, the first device layer 201
and the second device layer 202 may be electrically connected through a metal micro through hole.

[0112] A complementary metal-oxide-semiconductor field-effect transistor (CMOS transistor) is set at the first device layer 201, and the foregoing logic gate circuit
 ³⁵ based on the NFET is set at the second device layer 202. For example, in some possible implementations, the NFET in the logic gate circuit is an N-channel oxide semiconductor (OS) field-effect transistor, in other words, a channel layer of the NFET uses an oxide semiconductor

40 material. In some possible implementations, the NFET in the logic gate circuit may be manufactured by using a low-temperature polycrystalline silicon (LTPS) technology, in other words, the channel layer of the NFET uses a polycrystalline silicon material. This is not limited in this

⁴⁵ application, and may be set according to a requirement in practice. Certainly, it may be understood that, compared with the LTPS technology, the use of an N-channel oxide semiconductor (OS) field-effect transistor has advantages of a simple process and a low cost.

⁵⁰ [0113] In this way, during manufacturing of the foregoing chip, the first device layer 201 may be manufactured first in a front-end-of-line (front-end-of-line, FEOL) by using a CMOS technology, and then the second device layer 202 is manufactured in a back-end-of-line (BEOL).
⁵⁵ In other words, the logic gate circuit provided in this embodiment of this application is used, so that some digital logic circuits in the chip can be compatible with the back-end-of-line, and a requirement of the chip on the mono-

10

15

20

[0114] For example, in some digital logic chips, the flipflop occupies about 40% of an area of the digital logic chip. Therefore, the flip-flop is set in the second device layer 202 in a setting manner of this application, so that an area of the chip can be greatly reduced.

[0115] In addition, an embodiment of this application further provides an electronic device. The electronic device includes a printed circuit board (PCB) and the foregoing chip. The chip is electrically connected to the PCB. [0116] The foregoing descriptions are merely specific implementations of this application, but are not intended to limit the protection scope of this application. Any variation or replacement readily figured out by a person skilled in the art within the technical scope disclosed in this application. Therefore, the protection scope of this application shall fall within the protection scope of the claims.

Claims

 A logic gate circuit, comprising a pull-up network, a pull-down network, a signal output end, at least one ²⁵ signal input end, a first voltage end, and a second voltage end, wherein

> the pull-up network and the pull-down network each use an N-channel field-effect transistor ³⁰ (NFET);

> the pull-up network comprises a first NFET, the first NFET comprises a first gate and a second gate, a first electrode of the first NFET and the first gate are connected to the first voltage end, ³⁵ and a second electrode of the first NFET and the second gate are connected to the signal output end;

> the pull-down network comprises a second NFET, the pull-down network is connected to 40 the signal output end, the at least one signal input end, and the second voltage end; and the pull-down network is configured to: control the second NFET based on a voltage of the at least one signal input end, and pull down a volt-45 age of the signal output end by using a voltage of the second voltage end.

2. The logic gate circuit according to claim 1, wherein

the logic gate circuit is a NOT gate circuit, and the NOT gate circuit comprises one signal input end;

the second NFET comprises a first gate;

the signal input end is connected to the first gate of the second NFET; and

a first electrode of the second NFET is connected to the second voltage end, and a second electrode of the second NFET is connected to the signal output end.

3. The logic gate circuit according to claim 2, wherein

the second NFET further comprises a second gate; and

the second gate of the second NFET is connected to the signal input end or the second voltage end.

- 4. The logic gate circuit according to claim 1, wherein
 - the logic gate circuit is a NOR gate circuit; the NOR gate circuit comprises two signal input ends, and the two signal input ends are respectively a first signal input end and a second signal input end;

the second NFET comprises two gates, and the two gates of the second NFET are respectively connected to the first signal input end and the second signal input end; and

a first electrode of the second NFET is connected to the second voltage end, and a second electrode of the second NFET is connected to the signal output end.

- 5. The logic gate circuit according to claim 1, wherein
 - the logic gate circuit is a NOR gate circuit, the NOR gate circuit comprises two signal input ends, and the two signal input ends are respectively a first signal input end and a second signal input end;

the pull-down network further comprises a third NFET, the second NFET comprises a first gate, and the third NFET comprises a first gate;

the first signal input end is connected to the first gate of the second NFET, and the second signal input end is connected to the first gate of the third NFET;

a first electrode of the second NFET is connected to the second voltage end, and a second electrode of the second NFET is connected to the signal output end; and

a first electrode of the third NFET is connected to the second voltage end, and a second electrode of the third NFET is connected to the signal output end.

_

50

55

6. The logic gate circuit according to claim 5, wherein

the second NFET further comprises a second gate; and

the second gate of the second NFET is connected to the first signal input end or the second voltage end.

15

30

7. The logic gate circuit according to claim 5 or 6, wherein

the third NFET further comprises a second gate; and

the second gate of the third NFET is connected to the second signal input end or the second voltage end.

8. The logic gate circuit according to claim 1, wherein ¹⁰

the logic gate circuit is a NAND gate circuit, the NAND gate circuit comprises two signal input ends, and the two signal input ends are respectively a first signal input end and a second signal input end;

the pull-down network further comprises a third NFET, the second NFET comprises a first gate, and the third NFET comprises a first gate;

a first electrode of the third NFET is connected ²⁰ to the second voltage end, a second electrode of the third NFET is connected to a first electrode of the second NFET, and a second electrode of the second NFET is connected to the signal output end; and ²⁵

the first signal input end is connected to the first gate of the second NFET, and the second signal input end is connected to the first gate of the third NFET.

9. The logic gate circuit according to claim 8, wherein

the second NFET further comprises a second qate: and

the second gate of the second NFET is connected to the first signal input end; or the second gate of the second NFET is connected to the second electrode of the third NFET.

10. The logic gate circuit according to claim 8 or 9, 40 wherein

the third NFET further comprises a second gate; and

the second gate of the third NFET is connected ⁴⁵ to the second signal input end or the second voltage end.

 A latch, comprising one NOT gate circuit according to claim 2 or 3 and four NOR gate circuits according 50 to any one of claims 4 to 7, wherein

the four NOR gate circuits are respectively: a first NOR gate circuit, a second NOR gate circuit, a third NOR gate circuit, and a fourth NOR gate ⁵⁵ circuit;

the latch comprises a data input end, a first output end, a second output end, and a clock signal end;

a signal input end of the NOT gate circuit and a first signal input end of the first NOR gate circuit are connected to the data input end; and a signal output end of the NOT gate circuit is connected to a second signal input end of the second NOR gate circuit;

a second signal input end of the first NOR gate circuit and a first signal input end of the second NOR gate circuit are connected to the clock signal end; and

a first signal input end of the third NOR gate circuit is connected to a signal output end of the first NOR gate circuit; a second signal input end of the fourth NOR gate circuit is connected to a signal output end of the second NOR gate circuit; both a second signal input end of the third NOR gate circuit and a signal output end of the fourth NOR gate circuit are connected to the second output end; and both a signal output end of the third NOR gate circuit and a first signal input end of the fourth NOR gate circuit are connected to the first output end.

 A latch, comprising one NOT gate circuit according to claim 2 or 3 and four NAND gate circuits according to any one of claims 8 to 10, wherein

> the four NAND gate circuits are respectively: a first NAND gate circuit, a second NAND gate circuit, a third NAND gate circuit, and a fourth NAND gate circuit;

the latch comprises a data input end, a first output end, a second output end, and a clock signal end;

both a signal input end of the NOT gate circuit and a first signal input end of the first NAND gate circuit are connected to the data input end; and a signal output end of the NOT gate circuit is connected to a second signal input end of the second NAND gate circuit;

a second signal input end of the first NAND gate circuit and a first signal input end of the second NAND gate circuit are connected to the clock signal end; and

a first signal input end of the third NAND gate circuit is connected to a signal output end of the first NAND gate circuit; a second signal input end of the fourth NAND gate circuit is connected to a signal output end of the second NAND gate circuit; both a second signal input end of the third NAND gate circuit and a signal output end of the fourth NAND gate circuit are connected to the second output end; and both a signal output end of the third NAND gate circuit and a first signal input end of the fourth NAND gate circuit are connected to the first output end.

10

15

13. A flip-flop, comprising one NOT gate circuit according to claim 2 or 3 and eight NOR gate circuits according to any one of claims 4 to 7, wherein

> the eight NOR gate circuits are respectively: a first NOR gate circuit, a second NOR gate circuit, a third NOR gate circuit, a fourth NOR gate circuit, a fifth NOR gate circuit, a sixth NOR gate circuit, a seventh NOR gate circuit, and an eighth NOR gate circuit;

the flip-flop comprises a data input end, a first output end, a second output end, a first clock signal end, and a second clock signal end;

both a signal input end of the NOT gate circuit and a first signal input end of the first NOR gate circuit are connected to the data input end; and a signal output end of the NOT gate circuit is connected to a second signal input end of the second NOR gate circuit;

a second signal input end of the first NOR gate ²⁰ circuit and a first signal input end of the second NOR gate circuit are connected to the first clock signal end;

a first signal input end of the third NOR gate circuit is connected to a signal output end of the ²⁵ first NOR gate circuit;

a second signal input end of the fourth NOR gate circuit is connected to a signal output end of the second NOR gate circuit;

a second signal input end of the third NOR gate ³⁰ circuit and a signal output end of the fourth NOR gate circuit are connected to a second signal input end of the sixth NOR gate circuit;

a first signal input end of the fourth NOR gate circuit and a signal output end of the third NOR ³⁵ gate circuit are connected to a first signal input end of the fifth NOR gate circuit;

a second signal input end of the fifth NOR gate circuit and a first signal input end of the sixth NOR gate circuit are connected to the second ⁴⁰ clock signal end;

a signal output end of the fifth NOR gate circuit is connected to a first signal input end of the seventh NOR gate circuit;

a signal output end of the sixth NOR gate circuit ⁴⁵ is connected to a second signal input end of the eighth NOR gate circuit;

both a second signal input end of the seventh NOR gate circuit and a signal output end of the eighth NOR gate circuit are connected to the ⁵⁰ second output end; and

both a first signal input end of the eighth NOR gate circuit and a signal output end of the seventh NOR gate circuit are connected to the first output end.

14. A flip-flop, comprising one NOT gate circuit according to claim 2 or 3 and eight NAND gate circuits according to any one of claims 8 to 10, wherein

the eight NAND gate circuits are respectively: a first NAND gate circuit, a second NAND gate circuit, a third NAND gate circuit, a fourth NAND gate circuit, a fifth NAND gate circuit, a sixth NAND gate circuit, a seventh NAND gate circuit, and an eighth NAND gate circuit;

the flip-flop comprises a data input end, a first output end, a second output end, a first clock signal end, and a second clock signal end;

a signal input end of the NOT gate circuit and a first signal input end of the first NAND gate circuit are connected to the data input end; and a signal output end of the NOT gate circuit is connected to a second signal input end of the second NAND gate circuit;

a second signal input end of the first NAND gate circuit and a first signal input end of the second NAND gate circuit are connected to the first clock signal end;

a first signal input end of the third NAND gate circuit is connected to a signal output end of the first NAND gate circuit;

a second signal input end of the fourth NAND gate circuit is connected to a signal output end of the second NAND gate circuit;

a second signal input end of the third NAND gate circuit and a signal output end of the fourth NAND gate circuit are connected to a second signal input end of the sixth NAND gate circuit; a first signal input end of the fourth NAND gate circuit and a signal output end of the third NAND gate circuit are connected to a first signal input end of the fifth NAND gate circuit;

a second signal input end of the fifth NAND gate circuit and a first signal input end of the sixth NAND gate circuit are connected to the second clock signal end;

a signal output end of the fifth NAND gate circuit is connected to a first signal input end of the seventh NAND gate circuit;

a signal output end of the sixth NAND gate circuit is connected to a second signal input end of the eighth NAND gate circuit;

both a second signal input end of the seventh NAND gate circuit and a signal output end of the eighth NAND gate circuit are connected to the second output end; and

both a first signal input end of the eighth NAND gate circuit and a signal output end of the seventh NAND gate circuit are connected to the first output end.

⁵⁵ **15.** A chip, comprising a digital logic circuit, wherein the digital logic circuit comprises the logic gate circuit according to any one of claims 1 to 10.

- **16.** The chip according to claim 15, wherein the logic gate circuit is integrated in a back-end-of-line.
- **17.** An electronic device, comprising a printed circuit board and the chip according to claim 15 or 16, wherein the chip is electrically connected to the printed circuit board.







FIG. 2







FIG. 4



FIG. 5









FIG. 8



EP 4 383 574 A1





FIG. 10



EP 4 383 574 A1



L1









FIG. 14



FIG. 15

29



F1

FIG. 16

8 \$908 \$908 Time (s) 100 Output Q Output P Input D CLK Voltage (V) 聯份

FIG. 17



F2

FIG. 18



EP 4 383 574 A1

202	
 201	
200	

FIG. 20

EP 4 383 574 A1

		INTERNATIONAL SEARCH REPORT	,	International applicat	ion No.		
5				PCT/CN2021/122895			
	A. CLAS H03K	SIFICATION OF SUBJECT MATTER 19/20(2006.01)i					
	According to International Patent Classification (IPC) or to both national classification and IPC						
10	B. FIELDS SEARCHED						
	Minimum documentation searched (classification system followed by classification symbols) H03K						
15	Documentati	on searched other than minimum documentation to the	e extent that such doct	uments are included in	n the fields searched		
	Electronic da	ta base consulted during the international search (nam	e of data base and, w	here practicable, searc	h terms used)		
	CNTX 应管,:	T; CNABS; CNKI; SIPOABS; DWPI; USTXT; WO 准叠, logic gate, pull up, pull down, CMOS, +FET	TXT; EPTXT: 逻辑Ì	∃,栅极,上拉电路,⁻	下拉电路,晶体管,场效		
	C. DOC	UMENTS CONSIDERED TO BE RELEVANT					
20	Category*	Citation of document, with indication, where a	appropriate, of the rele	evant passages	Relevant to claim No.		
	Х	CN 103688362 A (INTERNATIONAL BUSINESS (2014-03-26) description, paragraphs [0032]-[0049], and figur	MACHINES CORP.) es 1-7	26 March 2014	1-17		
25	А	CN 1726588 A (PROGRESSANT TECHNOLOGIE entire document	S INC.) 25 January 20	006 (2006-01-25)	1-17		
	Α	1-17					
30 35							
40	Further d * Special c: "A" documen to be of p "E" earlier ap filing date	ocuments are listed in the continuation of Box C. ategories of cited documents: defining the general state of the art which is not considered articular relevance plication or patent but published on or after the international	 See patent fami "T" later document p date and not in cc principle or theo "X" document of par considered novel 	ly annex. ublished after the interna onflict with the applicatio ry underlying the inventi rticular relevance; the c l or cannot be considered	ational filing date or priority n but cited to understand the on laimed invention cannot be to involve an inventive step		
45	"L" documen cited to a special re "O" documen means "P" documen the priori	which may throw doubts on priority claim(s) or which is establish the publication date of another citation or other ason (as specified) t referring to an oral disclosure, use, exhibition or other published prior to the international filing date but later than ty date claimed	"Y" document of par considered to i combined with o being obvious to "&" document memb	ent is taken alone rticular relevance; the c nvolve an inventive st one or more other such d a person skilled in the a er of the same patent fan	laimed invention cannot be ep when the document is ocuments, such combination rt nily		
	Date of the act	ual completion of the international search	Date of mailing of th	e international search	report		
		0/ June 2022		29 June 2022			
50	Name and mai China Nat CN) No. 6 Xitu	ling address of the ISA/CN ional Intellectual Property Administration (ISA/	Authorized officer				
	100088, C	hina					
	Facsimile No.	(86-10)62019451	Telephone No.				

55

Form PCT/ISA/210 (second sheet) (January 2015)

		INTERNAT	ΓΙΟΝΑ	L SEARCH REPOR	Т	Γ	Internatior	al application No.
		Informati	on on p	atent family members				PCT/CN2021/122895
5								
	Pate cited in	nt document n search report		Publication date (day/month/year)	Pat	tent family men	nber(s)	Publication date (day/month/year)
	CN	103688362	А	26 March 2014	JP	201452514	14 A	25 September 2014
					US	201302106	51 A1	24 January 2013
10					DE	11201200308	33 T5	17 July 2014
					WO	201301454	7 A1	31 January 2013
					CN	10368836	52 B	29 March 2017
					GB	250655	58 A	02 April 2014
					US	877287	7 B2	08 July 2014
15					GB	250655	58 B	02 September 2015
10					DE	11201200308	33 B4	22 September 2016
					JP	593624	F B2	22 June 2016
	CN	1726588	А	25 January 2006	WO	200405971	9 A1	15 July 2004
					JP	200651200	05 A	06 April 2006
~					US	200411911	.4 A1	24 June 2004
20					KR	2005008443	30 A	26 August 2005
					AU	200330343	34 Al	22 July 2004
					EP	157949	94 Al	28 September 2005
					US	700571	1 B2	28 February 2006
					EP	157949	94 A4	08 March 2006
25	CN	110557116	A	10 December 2019		None		
30								
25								
55								
40								
45								
50								
		210 (potort f'1	onn`	(Lanuary 2015)				
55	10HII FC1/ISA/2	210 (patent family	annex)	(January 2013)				