International Bureau

(43) International Publication Date 07 March 2024 (07.03.2024)





(10) International Publication Number WO 2024/046713 A1

(51) International Patent Classification:

 H01L 29/06 (2006.01)
 B82Y 10/00 (2011.01)

 H01L 29/417 (2006.01)
 H01L 21/285 (2006.01)

 H01L 21/336 (2006.01)
 H01L 21/768 (2006.01)

 H01L 29/775 (2006.01)
 H01L 23/528 (2006.01)

 H01L 29/66 (2006.01)

(21) International Application Number:

PCT/EP2023/071820

(22) International Filing Date:

07 August 2023 (07.08.2023)

(25) Filing Language: English

(26) Publication Language: English

(30) Priority Data:

17/899,948 31 August 2022 (31.08.2022) US

(71) Applicant: INTERNATIONAL BUSINESS MACHINES CORPORATION [US/US]; New Orchard Road, Armonk, New York, 10504 (US).

- (71) Applicant (for MG only): IBM UNITED KINGDOM LIMITED [GB/GB]; PO Box 41, North Harbour, Portsmouth Hampshire PO6 3AU (GB).
- (72) Inventors: XIE, Ruilong; IBM CORPORATION, 257 Fuller Road, Albany, New York 12203-3654 (US). CHOI, Kisik; IBM CORPORATION, Albany, New York 12203-3654 (US). WANG, Junli; IBM CORPORATION, 257 Fuller Road, Albany, New York 12203-3654 (US). FROUGIER, Julien; IBM CORPORATION, 257 Fuller Road, Albany, New York 12203-3654 (US). SUNG, Min Gyu; IBM CORPORATION, 257 Fuller Road, Albany, New York 12203-3654 (US).
- (74) Agent: WILLIAMS, Julian; IBM United Kingdom Limited, Intellectual Property Law, Hursley Park, Hursley, Winchester Hampshire SO21 2JN (GB).
- (81) Designated States (unless otherwise indicated, for every kind of national protection available): AE, AG, AL, AM, AO, AT, AU, AZ, BA, BB, BG, BH, BN, BR, BW, BY, BZ, CA, CH, CL, CN, CO, CR, CU, CV, CZ, DE, DJ, DK, DM, DO, DZ, EC, EE, EG, ES, FI, GB, GD, GE, GH, GM, GT,

(54) Title: FULL WRAP AROUND BACKSIDE CONTACT




FIG. 1

(57) **Abstract:** A semiconductor structure is presented including a first source/drain (S/D) epi region having a first contact completely wrapping around the first S/D epi region, the first contact electrically connected to a backside power delivery network (BSPDN) and a second S/D epi region having a second contact directly contacting a first sidewall, a second sidewall, and a top surface of the second S/D epi region, the second contact electrically connected to back-end-of-line (BEOL) components.

HN, HR, HU, ID, IL, IN, IQ, IR, IS, IT, JM, JO, JP, KE, KG, KH, KN, KP, KR, KW, KZ, LA, LC, LK, LR, LS, LU, LY, MA, MD, MG, MK, MN, MU, MW, MX, MY, MZ, NA, NG, NI, NO, NZ, OM, PA, PE, PG, PH, PL, PT, QA, RO, RS, RU, RW, SA, SC, SD, SE, SG, SK, SL, ST, SV, SY, TH, TJ, TM, TN, TR, TT, TZ, UA, UG, US, UZ, VC, VN, WS, ZA, ZM, ZW.

(84) Designated States (unless otherwise indicated, for every kind of regional protection available): ARIPO (BW, CV, GH, GM, KE, LR, LS, MW, MZ, NA, RW, SC, SD, SL, ST, SZ, TZ, UG, ZM, ZW), Eurasian (AM, AZ, BY, KG, KZ, RU, TJ, TM), European (AL, AT, BE, BG, CH, CY, CZ, DE, DK, EE, ES, FI, FR, GB, GR, HR, HU, IE, IS, IT, LT, LU, LV, MC, ME, MK, MT, NL, NO, PL, PT, RO, RS, SE, SI, SK, SM, TR), OAPI (BF, BJ, CF, CG, CI, CM, GA, GN, GQ, GW, KM, ML, MR, NE, SN, TD, TG).

Published:

- with international search report (Art. 21(3))
- before the expiration of the time limit for amending the claims and to be republished in the event of receipt of amendments (Rule 48.2(h))

FULL WRAP AROUND BACKSIDE CONTACT

BACKGROUND

[0001] The present invention relates generally to semiconductor devices, and more specifically, to constructing a full wrap around backside contact.

[0002] Semiconductor devices are used in a variety of electronic applications, such as personal computers, cell phones, digital cameras, and other electronic equipment. Semiconductor devices are usually fabricated by sequentially depositing insulating or dielectric layers, conductive layers, and semiconductive layers of material over a semiconductor substrate, and patterning the various material layers using lithography to form circuit components and elements thereon.

[0003] The semiconductor industry has experienced rapid growth due to improvements in the integration density of a variety of electronic components (e.g., transistors, diodes, resistors, capacitors, etc.). For the most part, this improvement in integration density has come from shrinking the semiconductor process node.

[0004] With the increased demands for miniaturization, higher speed, greater bandwidth, lower power consumption, and lower latency, chip layout has become more complicated and difficult to achieve in the production of semiconductor dies.

[0005] Fin-based active devices, primarily transistors, are extensively applied for the production of standard cells and other active device configurations processed in the front-end-of-line (FEOL) part of the integrated circuit fabrication process, and include FinFETs, as well as more recent devices based on nanowires or nanosheets. An example technology involves the use of buried interconnect rails in the FEOL. Buried power rails (BPRs) can directly connect the transistors in the FEOL to a power delivery network located entirely on the back side of an integrated circuit chip. In particular, the source or drain area of a number of transistors are directly connected to a buried rail. The current practice for realizing this configuration is to produce an interconnect via to the buried rail, and to couple the interconnect via to the source or drain area through a local interconnect that is part of the source/drain contact level of the chip, also referred to as the "middle end of line," which is a transition between the active devices in the FEOL, and the interconnect levels (M1, M2, etc.,) in the back-end-of-line (BEOL).

[0006] Some implementations of this approach have a number of drawbacks. As the rails are buried underneath the active devices, the size of the buried power rail (BPR) is limited by the cell-to-cell space between two nearby active regions. As cell height scales down, so does the cell-to-cell space, the buried power rail size decreases, and its resistance increases, which degrades the circuit performance.

[0007] To achieve better performance, contact optimization over the source/drain (S/D) epitaxy is needed, especially for FinFET technology and other technologies beyond FinFET, such as nanosheet, where the S/D epi can be tall, and a wrap around contact which contacts not only the top and also the sidewall surfaces of the S/D epi can improve the contact area and reduce the contact resistance. Contact resistance is a contributor of the total resistance of a transistor as transistor device scaling continues beyond (e.g., below) the 10 nanometer (nm) technology node. The term "contact resistance" is a measure of the ease with which current can flow across a metal-semiconductor interface. Contact resistivity (RhoC) reduction alone is not enough to reduce external resistance to its target for 10 nm technology node and beyond, and a new contact structure is needed to increase the contact area. The wrap around contact (WAC) can be considered an ideal contact structure. However, the WAC has been difficult to achieve during certain semiconductor manufacturing processes.

SUMMARY

[0008] In accordance with an embodiment, a semiconductor structure is provided. The semiconductor structure includes a first source/drain (S/D) epi region having a first contact completely wrapping around the first S/D epi region, the first contact electrically connected to a backside power delivery network (BSPDN) and a second S/D epi region having a second contact directly contacting a first sidewall, a second sidewall, and a top surface of the second S/D epi region, the second contact electrically connected to back-end-of-line (BEOL) components.

[0009] In accordance with another embodiment, a semiconductor structure is provided. The semiconductor structure includes a first source/drain (S/D) epi region having a salicide wrapping and a silicide wrapping, and a first contact wrapping around the silicide wrapping of the first S/D epi region, the first contact electrically connected to a backside power delivery network (BSPDN) and a second S/D epi region having a partial salicide wrapping, and a second contact electrically connected to back-end-of-line (BEOL) components.

[0010] In accordance with yet another embodiment, a semiconductor structure is provided. The semiconductor structure includes a first source/drain (S/D) epi region having a partial silicide wrapping, and a first contact wrapping around the silicide wrapping of the first S/D epi region and a second S/D epi region having a partial salicide wrapping, and a second contact that is prevented from extending along sidewalls of the second S/D epi region.

[0011] In one preferred aspect, a bottom surface of the second S/D epi region directly contacts a buried oxide layer.

[0012] In another preferred aspect, the buried oxide layer is horizontally aligned with a portion of the first contact.

[0013] In yet another preferred aspect, the first contact is vertically offset from the second contact.

[0014] In one preferred aspect, the first S/D epi region is horizontally aligned with the second S/D epi region.

[0015] In another preferred aspect, the first S/D epi region and the second S/D epi region are both n-type epi regions.

[0016] In yet another preferred aspect, the first S/D epi region and the second S/D epi region are both p-type epi regions.

[0017] In one preferred aspect, the partial salicide wrapping of the second S/D epi region directly contacts the second contact.

[0018] In another preferred aspect, the silicide wrapping of the first S/D epi region directly contacts the first contact.

[0019] In another preferred aspect, the first contact is electrically connected to a backside power delivery network (BSPDN) and the second contact is electrically connected to back-end-of-line (BEOL) components.

[0020] The advantages of the present invention include producing transistors that consume less power, have better performance, occupy less area on a wafer, and reduce cost in semiconductor manufacturing. The advantages of the present invention further include improving the backside contact for backside power rail and backside power delivery network technology by increasing the silicide area. The silicide area is advantageously positioned around select S/D epi regions.

[0021] It should be noted that the exemplary embodiments are described with reference to different subject-matters. In particular, some embodiments are described with reference to method type claims whereas other embodiments have been described with reference to apparatus type claims. However, a person skilled in the art will gather from the above and the following description that, unless otherwise notified, in addition to any combination of features belonging to one type of subject-matter, also any combination between features relating to different subject-matters, in particular, between features of the method type claims, and features of the apparatus type claims, is considered as to be described within this document.

[0022] These and other features and advantages will become apparent from the following detailed description of illustrative embodiments thereof, which is to be read in connection with the accompanying drawings.

BRIEF DESCRIPTION OF THE DRAWINGS

[0023] The invention will provide details in the following description of preferred embodiments with reference to the following figures wherein:

[0024] FIG. 1 is a cross-sectional view of a semiconductor structure including nanosheet stacks formed over a substrate, in accordance with an embodiment of the present invention;

- **[0025]** FIG. 2 is a cross-sectional view of the semiconductor structure of FIG. 1 where dummy gates and gate spacers (not shown) are formed, and the nanosheets stacks between the gate spacers are removed, followed by SiGe indentation and inner spacer formation (not shown), and formation of the source/drain epi regions, in accordance with an embodiment of the present invention;
- **[0026]** FIG. 3 is a cross-sectional view of the semiconductor structure of FIG. 2 where the spacers are removed and a sacrificial liner is selectively formed over the source/drain epi regions, in accordance with an embodiment of the present invention;
- **[0027]** FIG. 4 is a cross-sectional view of the semiconductor structure of FIG. 3 where an interlayer dielectric (ILD) is deposited, followed by dummy gate and sacrificial SiGe layer removal inside the gate region (not shown), and after that, a replacement high-k metal gate (HKMG) is formed to wrap around the nanosheet channels inside the gate (not shown), and then contact openings are formed over at least one n-type source/drain epi region and at least one p-type S/D epi region, in accordance with an embodiment of the present invention;
- **[0028]** FIG. 5 is a cross-sectional view of the semiconductor structure of FIG. 4 where the exposed sacrificial liner is removed, CA contacts are formed, back-end-of-line (BEOL) processing takes place, and a carrier wafer is bonded to the BEOL, in accordance with an embodiment of the present invention;
- **[0029]** FIG. 6 is a cross-sectional view of the semiconductor structure of FIG. 5 where the structure is flipped and the substrate is removed, in accordance with an embodiment of the present invention;
- **[0030]** FIG. 7 is a cross-sectional view of the semiconductor structure of FIG. 6 where the buried oxide (BOX) layer is selectively etched to expose source/drain epi regions including remaining sacrificial liner, and where such remaining sacrificial liner is removed, in accordance with an embodiment of the present invention;
- **[0031]** FIG. 8 is a cross-sectional view of the semiconductor structure of FIG. 7 where backside contact metallization takes place such that CA contacts are formed to completely surround the exposed source/drain epi regions, metal contacts are formed to the exposed CA contacts, and a backside power delivery network (BSPDN) is connected to the metal contacts, in accordance with an embodiment of the present invention;
- **[0032]** FIG. 9 is a cross-sectional view of a semiconductor structure where a dummy gate with a gate hardmask are formed over a nanosheet stack, in accordance with another embodiment of the present invention;
- **[0033]** FIG. 10 is a cross-sectional view of the semiconductor structure of FIG. 9 where a silicon germanium (SiGe) layer with a high concentration of germanium (Ge) is removed and replaced with a bottom dielectric isolation (BDI) layer, in accordance with an embodiment of the present invention;
- **[0034]** FIG. 11 is a cross-sectional view of the semiconductor structure of FIG. 10 where spacers are formed adjacent the nanosheet stacks in the Y-cut direction and where spacers are formed adjacent the dummy gate with hardmask in the X-cut direction, in accordance with an embodiment of the present invention;
- [0035] FIG. 12 is a cross-sectional view of the semiconductor structure of FIG. 11 where the nanosheet stacks are recessed, in accordance with an embodiment of the present invention;
- **[0036]** FIG. 13 is a cross-sectional view of the semiconductor structure of FIG. 12 where an organic planarization layer (OPL) is selectively deposited, openings are formed to a top surface of the substrate, and a sacrificial layer is deposited at a bottom portion of the openings such that the sacrificial layer extends slightly above the BOX layer, in accordance with an embodiment of the present invention;

[0037] FIG. 14 is a cross-sectional view of a semiconductor structure similar to FIG. 13 where S/D epi regions are formed over the sacrificial layers, as well as over the BOX layer, and an ILD layer is deposited, in accordance with an embodiment of the present invention;

[0038] FIG. 15 is a cross-sectional view of the semiconductor structure of FIG. 14 where the dummy gates are selectively removed, replacement metal gates are formed in the X-cut direction, and the ILD is selectively removed, in accordance with an embodiment of the present invention;

[0039] FIG. 16 is a cross-sectional view of the semiconductor structure of FIG. 15 where salicide is formed over the exposed S/D epi regions, another ILD is deposited, and CA contacts are formed to a top surface of salicide, in accordance with an embodiment of the present invention;

[0040] FIG. 17 is a cross-sectional view of the semiconductor structure of FIG. 16 where BEOL processing takes place and a carrier wafer is bonded to the BEOL, in accordance with an embodiment of the present invention;

[0041] FIG. 18 is a cross-sectional view of the semiconductor structure of FIG. 17 where the structure is flipped and the substrate is removed to expose the sacrificial layers, in accordance with an embodiment of the present invention;

[0042] FIG. 19 is a cross-sectional view of the semiconductor structure of FIG. 18 where the sacrificial layers are removed, a lateral oxide etch takes place, a set of spacers is selectively removed, and CA contacts are formed, in accordance with an embodiment of the present invention; and

[0043] FIG. 20 is a cross-sectional view of the semiconductor structure of FIG. 19 where backside power rail are formed to the exposed CA contacts and a backside power delivery network (BSPDN) is connected to the backside power rails, in accordance with an embodiment of the present invention.

[0044] Throughout the drawings, same or similar reference numerals represent the same or similar elements.

DETAILED DESCRIPTION

[0045] Embodiments in accordance with the present invention provide methods and devices for constructing a full wrap around backside contact. In nanosheet field effect transistors (FETs), a wrap-around contact (WAC) may be formed over the entire outer surface of source/drain regions in order to reduce resistance in the nanosheet FET. In previous methods, in order to ensure that the WAC is formed around the entire outer surface of the source/drain regions, a large contact area is etched over the source/drain regions such that each outer surface of the source/drain regions is exposed, even in a worst-case misalignment scenario. In order to ensure that the WAC is formed around the entire outer surface of the source/drain regions at the worst-case alignment scenario using previous methods, the contact area is made significantly wider than the nanosheets. The large contact area limits the device scaling because the space between individual nanosheet stacks is limited by the width of the contact area used to form the WAC.

[0046] The exemplary embodiments of the present invention present a backside wrap around contact, which advantageously increases the silicide area to mitigate conventional issues such as higher contact resistance

because high temperature anneal cannot be performed when back-end-of-line (BEOL) interconnects are built on the front side of the wafer. The exemplary embodiments of the present invention advantageously form a silicide wrapping around the source/drain (S/D) epi. Stated differently, the present invention improves the backside contact for backside power rail and backside power delivery network technology by advantageously increasing the silicide area. The silicide area is advantageously positioned around select S/D epi regions.

[0047] Examples of semiconductor materials that can be used in forming such nanosheet structures include silicon (Si), germanium (Ge), silicon germanium alloys (SiGe), silicon carbide (SiC), silicon germanium carbide (SiGeC), III-V compound semiconductors and/or II-VI compound semiconductors. III-V compound semiconductors are materials that include at least one element from Group III of the Periodic Table of Elements and at least one element from Group V of the Periodic Table of Elements. II-VI compound semiconductors are materials that include at least one element from Group II of the Periodic Table of Elements and at least one element from Group VI of the Periodic Table of Elements.

[0048] It is to be understood that the present invention will be described in terms of a given illustrative architecture; however, other architectures, structures, substrate materials and process features and steps/blocks can be varied within the scope of the present invention. It should be noted that certain features cannot be shown in all figures for the sake of clarity. This is not intended to be interpreted as a limitation of any particular embodiment, or illustration, or scope of the claims.

[0049] FIG. 1 is a cross-sectional view of a semiconductor structure including nanosheet stacks formed over a substrate, in accordance with an embodiment of the present invention.

[0050] In various example embodiments, structure 5 includes a nanosheet stack 20 formed over a substrate 10. A buried oxide (BOX) layer 12 can be formed between the substrate 10 and the nanosheet stack 20. The nanosheet stack 20 includes alternating layers of a first semiconductor material (or layer) 22 and a second semiconductor material (or layer) 24. The first semiconductor material 22 can be, e.g., silicon germanium (SiGe) and the second semiconductor material 24 can be, e.g., silicon (Si).

[0051] The top view 7 illustrates the NFETs and PFETs in relation to the backside power rail 64.

[0052] In one or more embodiments, the substrate 10 can be a semiconductor or an insulator with an active surface semiconductor layer. The substrate 10 can be crystalline, semi-crystalline, microcrystalline, or amorphous. The substrate 10 can be essentially (e.g., except for contaminants) a single element (e.g., silicon), primarily (e.g., with doping) of a single element, for example, silicon (Si) or germanium (Ge), or the substrate 10 can include a compound, for example, Al₂O₃, SiO₂, GaAs, SiC, or SiGe. The substrate 10 can also have multiple material layers, for example, a semiconductor-on-insulator substrate (SeOI), a silicon-on-insulator substrate (SOI), germanium-on-insulator substrate (GeOI), or silicon-germanium-on-insulator substrate (SGOI). The substrate 10 can also have

other layers forming the substrate 10, including high-k oxides and/or nitrides. In one or more embodiments, the substrate 10 can be a silicon wafer. In an embodiment, the substrate 10 is a single crystal silicon wafer.

[0053] Referring to, e.g., the nanosheet stack 20, the first semiconductor material 22 can be the first layer in a stack of sheets of alternating materials. The nanosheet stack 20 thus includes first semiconductor materials (or layers) 22 and second semiconductor materials (or layers) 24. Although it is specifically contemplated that the first semiconductor materials 22 can be formed from silicon germanium and that the second semiconductor materials 24 can be formed from silicon, it should be understood that any appropriate materials can be used instead, as long as the two semiconductor materials have etch selectivity with respect to one another. As used herein, the term "selective" in reference to a material removal process denotes that the rate of material removal for a first material is greater than the rate of removal for at least another material of the structure to which the material removal process is being applied. The alternating semiconductor materials 22/24 can be deposited by any appropriate mechanism. It is specifically contemplated that the first and second semiconductor materials 22/24 can be epitaxially grown from one another, but alternate deposition processes, such as chemical vapor deposition (CVD), physical vapor deposition (PVD), atomic layer deposition (ALD), or gas cluster ion beam (GCIB) deposition, are also contemplated.

[0054] FIG. 2 is a cross-sectional view of the semiconductor structure of FIG. 1 where dummy gates and gate spacers (not shown) are formed, and the nanosheets stacks between the gate spacers are removed, followed by SiGe indentation and inner spacer formation (not shown), and formation of the source/drain epi regions, in accordance with an embodiment of the present invention.

[0055] In various example embodiments, spacers 34, 36 are formed at sidewalls of the gates (not shown) and sidewalls of the nanosheets stacks 20, and then the nanosheets stacks 20 are removed and replaced with source/drain (S/D) epi regions 30, 32. In one example, n-type S/D epi regions 30 are formed and p-type S/D epi regions 32 are formed. The spacers 34 directly contact the n-type S/D epi regions 30 and the spacers 36 directly contact the p-type S/D epi regions 32.

[0056] Source/drain epi regions 30, 32 can be of the same or different materials for pFET and nFET devices, and can be either in-situ doped with appropriate polarity dopants (B for pFET and P for nFET devices) or doped by ion implantation.

[0057] The spacers 34, 36 can include any of one or more of SiN, SiBN, SiCN and/or SiBCN films.

[0058] The terms "epitaxial growth" and "epitaxial deposition" refer to the growth of a semiconductor material on a deposition surface of a semiconductor material, in which the semiconductor material being grown has substantially the same crystalline characteristics as the semiconductor material of the deposition surface. The term "epitaxial material" denotes a material that is formed using epitaxial growth. In some embodiments, when the chemical

reactants are controlled and the system parameters set correctly, the depositing atoms arrive at the deposition surface with sufficient energy to move around on the surface and orient themselves to the crystal arrangement of the atoms of the deposition surface. Thus, in some examples, an epitaxial film deposited on a {100} crystal surface will take on a {100} orientation.

[0059] FIG. 3 is a cross-sectional view of the semiconductor structure of FIG. 2 where the spacers are removed and a sacrificial liner is selectively formed over the source/drain epi regions, in accordance with an embodiment of the present invention.

[0060] In various example embodiments, the spacers 34, 36 are removed and a sacrificial liner 40 is selectively formed over the source/drain epi regions 30, 32. The sacrificial liner 40 completely surrounds the source/drain epi regions 30, 32.

[0061] In one example, the sacrificial liner 40 can be, e.g., SiGe with high Ge% or titanium nitride (TiN).

[0062] FIG. 4 is a cross-sectional view of the semiconductor structure of FIG. 3 where an interlayer dielectric (ILD) is deposited, followed by dummy gate and sacrificial SiGe layer 22 removal inside the gate region (not shown). After that, a replacement high-k metal gate (HKMG) is formed to wrap around the nanosheet channels inside the gate (not shown), and then contact openings are formed over at least one n-type source/drain epi region and at least one p-type S/D epi region, in accordance with an embodiment of the present invention.

[0063] In various example embodiments, an interlayer dielectric (ILD) 42 is deposited and contact openings 44 are formed over at least one n-type source/drain epi region 30 and at least one p-type epi region 32. The contact openings 44 expose top surfaces 40T of the sacrificial liner 40. One top surface 40T corresponds to an n-type source/drain epi region 30 and another top surface 40T corresponds to a p-type source/drain epi region 32.

[0064] The ILD 42 can be any suitable material, such as, for example, porous silicates, carbon doped oxides, silicon dioxides, silicon nitrides, silicon oxynitrides, or other dielectric materials. Any known manner of forming the ILD 42 can be utilized. The ILD 42 can be formed using, for example, CVD, PECVD, ALD, flowable CVD, spin-on dielectrics, or PVD.

[0065] The etching can include a dry etching process such as, for example, reactive ion etching, plasma etching, ion etching or laser ablation. The etching can further include a wet chemical etching process in which one or more chemical etchants are used to remove portions of the blanket layers that are not protected by the patterned photoresist.

[0066] The dry and wet etching processes can have etching parameters that can be tuned, such as etchants used, etching temperature, etching solution concentration, etching pressure, source power, RF bias voltage, RF

bias power, etchant flow rate, and other suitable parameters. Dry etching processes can include a biased plasma etching process that uses a chlorine-based chemistry. Other dry etchant gasses can include Tetrafluoromethane (CF₄), nitrogen trifluoride (NF₃), sulfur hexafluoride (SF₆), and helium (He), and Chlorine trifluoride (CIF₃). Dry etching can also be performed anisotropically using such mechanisms as DRIE (deep reactive-ion etching). Chemical vapor etching can be used as a selective etching method, and the etching gas can include hydrogen chloride (HCI), Tetrafluoromethane (CF₄), and gas mixture with hydrogen (H₂). Chemical vapor etching can be performed by CVD with suitable pressure and temperature.

[0067] FIG. 5 is a cross-sectional view of the semiconductor structure of FIG. 4 where the exposed sacrificial liner is removed, CA contacts are formed, back-end-of-line (BEOL) processing takes place, and a carrier wafer is bonded to the BEOL, in accordance with an embodiment of the present invention.

[0068] In various example embodiments, the exposed sacrificial liner is removed and CA contacts 46, 46' are formed. CA contacts are S/D contacts. Then back-end-of-line (BEOL) processing 48 takes place and a carrier wafer 50 is bonded to the BEOL 48. The BEOL 48 can include various components. The CA contact 46 includes extensions 47 to surround the sidewalls of the n-type source/drain epi region 30, whereas the CA contact 46' includes extensions 47' to surround the sidewalls of the p-type source/drain epi region 32. It is noted that the CA contact 46 does not directly contact the bottom surface of the n-type source/drain epi region 30 and that the CA contact 46' does not directly contact the bottom surface of the p-type source/drain epi region 32. Instead, the bottom surface of the n-type source/drain epi region 30 directly contacts the BOX layer 12 and the bottom surface of the p-type source/drain epi region 32 directly contacts the BOX layer 12. Therefore, the CA contact 46' advantageously directly contacts three surfaces of the n-type source/drain epi region 30 and the CA contact 46' advantageously directly contacts three surfaces of the p-type source/drain epi region 32.

[0069] This can be referred to as middle-of-line (MOL) contact metallization.

[0070] Non-limiting examples of suitable conductive materials for the CA contacts 46, 46' include a silicide liner, such as Ti, Ni, NiPt, etc., a metal adhesion liner, such as TiN, TaN, Ru, and conductive metal fill such as W, Al, Co, Ru, Cu, etc. The conductive material can further include dopants that are incorporated during or after deposition. The conductive metal can be deposited by a suitable deposition process, for example, CVD, PECVD, PVD, plating, thermal or e-beam evaporation, and sputtering.

[0071] FIG. 6 is a cross-sectional view of the semiconductor structure of FIG. 5 where the structure is flipped and the substrate is removed, in accordance with an embodiment of the present invention.

[0072] In various example embodiments, the structure is flipped and the substrate 10 is removed to expose the BOX layer 12.

[0073] FIG. 7 is a cross-sectional view of the semiconductor structure of FIG. 6 where the buried oxide (BOX) layer is selectively etched to expose source/drain epi regions including remaining sacrificial liner, and where such remaining sacrificial liner is removed, in accordance with an embodiment of the present invention.

[0074] In various example embodiments, backside contact patterning is performed and the BOX layer 12 is selectively etched (to form remaining BOX layer 12') to expose source/drain epi regions 30, 32 including remaining sacrificial liner 40. The remaining sacrificial liner 40 is selectively removed to create openings 52 (or trenches 52) around the source/drain epi regions 30, 32. These are the source/drain epi regions 30, 32 that are not associated with CA contacts 46, 46'.

[0075] FIG. 8 is a cross-sectional view of the semiconductor structure of FIG. 7 where backside contact metallization takes place such that CA contacts are formed to completely surround the exposed source/drain epi regions, metal contacts are formed to the exposed CA contacts, and a backside power delivery network (BSPDN) is connected to the metal contacts, in accordance with an embodiment of the present invention.

[0076] In various example embodiments, backside contact metallization takes place such that CA contacts 54, 56 are formed to advantageously completely surround the exposed source/drain epi regions 30, 32. The n-type source/drain epi region 30 is advantageously surrounded by CA contact 54 and the p-type source/drain epi region 32 is advantageously surrounded by CA contact 56. The CA contact 54 completely wraps around the n-type source/drain epi region 30 and the CA contact 56 completely wraps around the p-type source/drain epi region 32. The CA contact 54 directly contacts the first sidewall, the second sidewall, the top surface, and the bottom surface of the n-type source/drain epi region 30. Similarly, the CA contact 56 directly contacts the first sidewall, the second sidewall, the top surface, and the bottom surface of the p-type source/drain epi region 32.

[0077] The BOX 12' is horizontally aligned with a portion of the CA contacts 54, 56. Moreover, the first contact 46' is vertically offset from the second contact 56 for the p-type source/drain epi regions 32. Similarly, the first contact 46 is vertically offset from the second contact 54 for the n-type source/drain epi regions 30.

[0078] After that, backside ILD 58 is deposited, and backside power rails 60, 62 are formed to the exposed CA contacts 56, 54, respectively. In particular, backside power rail (VSS) 62 directly contacts CA contact 54 which connects to nFET S/D region 30 and backside power rail (VDD) 60 directly contacts CA contact 56 which connects to pFET S/D region 32, and the remaining backside ILD 58 separates the backside power rail (VSS) 62 from the backside power rail (VDD) 60. A backside power delivery network (BSPDN) 64 is connected to the backside power rail 60, 62 to complete the structure 65. CA contacts 54, 56 can also be referred to as wrap around contacts (WACs) or fully wrapped around backside contacts. CA contacts 54, 56 are further illustrated in the top view 7 of FIG. 1.

[0079] Therefore, in FIG. 8, a first source/drain (S/D) epi region 32 has a first contact 56 completely wrapping around the first S/D epi region 32, the first contact 56 electrically connected to a backside power delivery network (BSPDN) 64 and a second S/D epi region 32 has a second contact 46' directly contacting a first sidewall, a second sidewall, and a top surface of the second S/D epi region 32, the second contact 46' electrically connected to backend-of-line (BEOL) components 48.

[0080] FIG. 9 is a cross-sectional view of a semiconductor structure where a dummy gate with a gate hardmask are formed over a nanosheet stack, in accordance with another embodiment of the present invention.

[0081] In various example embodiments, a dummy gate 70 with a gate hardmask 72 are formed over a nanosheet stack 20 in the X-cut direction. In the Y-cut direction, the nanosheet stacks 20 are visible. The nanosheet stacks are formed over a BOX layer 12, which in turn is formed over a substrate 10. The nanosheet stacks 20 are formed over a silicon germanium (SiGe) layer 16 with a high concentration of germanium (Ge).

[0082] The top view 9 illustrates the NFETs and the PFETs.

[0083] Dummy gate 70 materials include, but are not limited to, a thin layer of dummy oxide SiO₂ followed by any one or more of amorphous or polycrystalline Si, SiO₂, SiON, SiGe, Ge, GeO₂, amorphous C, BC, CN, etc.

[0084] In various embodiments, the hardmask layer 72 can be a nitride, for example, a silicon nitride (SiN), an oxynitride, for example, silicon oxynitride (SiON), or a combination thereof.

[0085] FIG. 10 is a cross-sectional view of the semiconductor structure of FIG. 9 where a silicon germanium (SiGe) layer with a high concentration of germanium (Ge) is removed and replaced with a bottom dielectric isolation (BDI) layer, in accordance with an embodiment of the present invention.

[0086] In various example embodiments, the silicon germanium (SiGe) layer 16 with a high concentration of germanium (Ge) is removed and replaced with a bottom dielectric isolation (BDI) layer 74.

[0087] The BDI layer 74 can include, e.g., SiC, SiOC, etc. The BDI layer 74 can be deposited by, e.g., ALD with an isotropic etch back.

[0088] FIG. 11 is a cross-sectional view of the semiconductor structure of FIG. 10 where spacers are formed adjacent the nanosheet stacks in the Y-cut direction and where spacers are formed adjacent the dummy gate with hardmask in the X-cut direction, in accordance with an embodiment of the present invention.

[0089] In various example embodiments, spacers 76 are formed adjacent the nanosheet stacks 20 in the Y-cut direction and spacers 76 are formed adjacent the dummy gate 70 with hardmask 72 in the X-cut direction.

[0090] The spacers 76 can include any of one or more of SiN, SiBN, SiCN and/or SiBCN films.

[0091] FIG. 12 is a cross-sectional view of the semiconductor structure of FIG. 11 where the nanosheet stacks are recessed, in accordance with an embodiment of the present invention.

[0092] In various example embodiments, the nanosheet stacks are recessed such that nanosheet stacks are not visible in the Y-cut direction. Openings 78 are visible in the X-cut direction and openings 79 are visible between the spacers 76 in the Y-cut direction.

[0093] FIG. 13 is a cross-sectional view of the semiconductor structure of FIG. 12 where an organic planarization layer (OPL) is selectively deposited, openings are formed to a top surface of the substrate, and a sacrificial layer is deposited at a bottom portion of the openings such that the sacrificial layer extends slightly above the BOX layer, in accordance with an embodiment of the present invention.

[0094] In various example embodiments, an organic planarization layer (OPL) 80 is selectively deposited and openings 82 (or trenches 82) are formed to a top surface of the substrate 10. Then, a sacrificial layer 84 is deposited at a bottom portion of the openings 82 such that the sacrificial layer 84 extends slightly above the BOX layer 12. The sacrificial layer 84 is visible in both the X-cut direction and the Y-cut direction. The sacrificial layer 84 does not extend to the bottom surface of the nanosheet stacks 20.

[0095] The OPL 80 can include an organic material, such as a polymer. The thickness of the OPL 80 can be in a range from about 10 nm to about 300 nm. In one example, the thickness of the OPL 80 is about 100nm-150nm.

[0096] FIG. 14 is a cross-sectional view of a semiconductor structure similar to FIG. 13 where S/D epi regions are formed over the sacrificial layers, as well as over the BOX layer, after that, the spacer 76 at sidewalls of the S/D epi is etched down with reduced height, and an ILD layer is deposited, in accordance with an embodiment of the present invention.

[0097] In various example embodiments, S/D epi regions 86 are formed over the sacrificial layers 84, as well as over the BOX layer 12. An ILD layer 88 is then deposited over the S/D epi regions 86. The ILD layer 88 fully encompasses or surrounds the S/D epi regions 86. Inner spacers 90 are also formed in the X-cut direction adjacent the sacrificial SiGe layers 22.

[0098] In various exemplary embodiments, the height of the ILD layer 88 and the dummy gates 70 can be reduced by chemical-mechanical polishing (CMP) and/or etching. Therefore, the planarization process can be provided by CMP. Other planarization process can include grinding and polishing.

[0099] FIG. 15 is a cross-sectional view of the semiconductor structure of FIG. 14 where the dummy gates are selectively removed, replacement metal gates are formed in the X-cut direction, and the ILD is selectively removed, in accordance with an embodiment of the present invention.

[0100] In various example embodiments, the dummy gates 70 are selectively removed and replacement metal gates 92 are formed in the X-cut direction. Then the ILD layer 88 is selectively recessed to the depth close to the height of remaining S/D epi sidewall spacer 76, resulting in the exposure of the top section 86T of the S/D epi regions 86.

[0101] The high-k metal gate material of the replacement metal gates 92 can be deposited by any suitable techniques, such as ALD, CVD, metal-organic CVD (MOCVD), physical vapor deposition (PVD), thermal oxidation, combinations thereof, or other suitable techniques. The replacement metal gates 92 can include a gate dielectric layer, e.g., HfO₂, LaO, AlO, ZrO, TiO, Ta₂O₅, Y₂O₃, SrTiO₃(STO), BaTiO₃ (BTO), BaZrO, HfZrO, HfLaO, HfSiO, LaSiO, AlSiO, HfTaO, HfTiO, (Ba,Sr)TiO₃ (BST), Al₂O₃, Si₃N₄, oxynitrides (SiON), or other suitable materials. RMG gate 92 further includes work function metals, such as TiN, TiC, TiAl, TiAlC, etc., and conductive metal fills such as W, Al, or Ru.

[0102] The inner spacers 90 can include any of one or more of SiN, SiBN, SiCN and/or SiBCN films.

[0103] FIG. 16 is a cross-sectional view of the semiconductor structure of FIG. 15 where salicide is formed over the exposed S/D epi regions, another ILD is deposited, and CA contacts are formed to a top surface of salicide, in accordance with an embodiment of the present invention.

[0104] In various example embodiments, a salicide 94 is advantageously formed over the exposed S/D epi regions 86 (that is top sections 86T). In the X-cut direction, the salicide 94 is shown to be substantially flat, whereas in the Y-cut direction the salicide 94 is shown to surround the top sections 86T of the S/D epi regions 86. Salicide is formed by first depositing a metal liner, such as Ti, Ni, NiPt, and metal liner will react with S/D epi to form silicide, such as TiSi, NiSi, or NiPtSi, and after that, unreacted metals are removed from selective etch process.

[0105] Then another ILD 96 is deposited and CA contacts 98 are advantageously formed to a top surface of the salicide. The CA contacts 98 advantageously directly contact the top surface of the salicide 94. The S/D epi regions 86 that are vertically aligned with the sacrificial layers 84 do not include any CA contacts 98. This step can be referred to as a MOL contact formation.

[0106] In various exemplary embodiments, the height of the ILD 96 can be reduced by chemical-mechanical polishing (CMP) and/or etching. Therefore, the planarization process can be provided by CMP. Other planarization process can include grinding and polishing.

[0107] The term salicide refers to a technology used in the microelectronics industry used to form electrical contacts between the semiconductor device and the supporting interconnect structure. The salicide process involves the reaction of a metal thin film with silicon in the active regions of the device, ultimately forming a metal silicide contact through a series of annealing and/or etch processes. The term "salicide" is a compaction of the phrase self-aligned silicide. The description "self-aligned" suggests that the contact formation does not require photolithography patterning processes, as opposed to a non-aligned technology such as polycide.

[0108] FIG. 17 is a cross-sectional view of the semiconductor structure of FIG. 16 where BEOL processing takes place and a carrier wafer is bonded to the BEOL, in accordance with an embodiment of the present invention.

[0109] In various example embodiments, BEOL processing 100 takes place and a carrier wafer 102 is bonded to the BEOL 100.

[0110] FIG. 18 is a cross-sectional view of the semiconductor structure of FIG. 17 where the structure is flipped and the substrate is removed to expose the sacrificial layers, in accordance with an embodiment of the present invention.

[0111] In various example embodiments, the structure is flipped and the substrate 10 is removed to expose the sacrificial layers 84 as well as the BOX layer 12.

[0112] FIG. 19 is a cross-sectional view of the semiconductor structure of FIG. 18 where the sacrificial layers are removed, a lateral oxide etch takes place, a set of spacers is selectively removed, and CA contacts are formed, in accordance with an embodiment of the present invention.

[0113] In various example embodiments, the sacrificial layers 84 are removed and a lateral oxide etch advantageously takes place to create a bigger opening and increase the contact critical dimension (CD). The bigger opening or bigger CD due to the lateral oxide etch advantageously results in the exposure of the BDI layer 74 in the X-cut direction and exposure of the spacers 76 in the Y-cut direction. The set of exposed spacers 76 (due to the lateral oxide etch) is selectively removed, and CA contacts 112 are formed. During backside contact 112 formation, a silicide 110 is also formed between the contact 112 and S/D epi 86.

[0114] In the X-cut direction, the silicide 110 is shown to be substantially flat and in the Y-cut direction, the silicide 110 surrounds the exposed S/D epi region 86. In the Y-cut direction, the CA contact 112 extends vertically within the openings created by the removal of the set of spacers 76. The CA contact 122 thus wraps around at least a portion of the exposed S/D epi region 86. It is contemplated that some of the silicide 110 can advantageously directly contact some of the salicide 94. As a result, a portion of the exposed S/D epi region 86 in the Y-cut direction is advantageously surrounded by the salicide 94 and a portion of the exposed S/D epi region 86 is advantageously surrounded by the silicide 110.

[0115] FIG. 20 is a cross-sectional view of the semiconductor structure of FIG. 19 where backside power rail are formed to the exposed CA contacts and a backside power delivery network (BSPDN) is connected to the backside power rails, in accordance with an embodiment of the present invention.

[0116] In various example embodiments, backside power rails 114, 116 are formed to the exposed CA contacts 112 and a backside power delivery network (BSPDN) 118 is connected to the backside power rails 114, 116 to form structure 120. An ILD 117 can separate backside power rails 114 (VDD) from backside power rail 116 (VSS).

[0117] Therefore, in FIG. 20, a first source/drain (S/D) epi region 86 having a salicide wrapping 94 and a silicide wrapping 110, and a first contact 112 wrapping around the silicide wrapping 110 of the first S/D epi region 86, the first contact 112 electrically connected to a backside power delivery network (BSPDN) 118 and a second S/D epi region 86 having a partial salicide wrapping 94, and a second contact 98 electrically connected to back-end-of-line (BEOL) components 100. The partial salicide wrapping 94 of the second S/D epi region 86 directly contacts the second contact 98, whereas the silicide wrapping 110 of the first S/D epi region 86 directly contacts the first contact 112. The BOX 12 is horizontally aligned with a portion of the CA contact 112. Moreover, the first contact 46' is vertically offset from the second contact 56 for the p-type source/drain epi regions 32. Similarly, the first contact 98 is vertically offset from the second contact 112 for the source/drain epi regions 86.

[0118] Regarding various dielectrics or dielectric layers discussed herein, the dielectrics can include, but are not limited to, SiN, SiOCN, SiOC, SiBCN, SO₂, or ultra-low-k (ULK) materials, such as, for example, porous silicates, carbon doped oxides, silicon dioxides, silicon nitrides, silicon oxynitrides, carbon-doped silicon oxide (SiCOH) and porous variants thereof, silsesquioxanes, siloxanes, or other dielectric materials having, for example, a dielectric constant in the range of about 2 to about 10.

[0119] In some embodiments, the dielectrics can be conformally deposited using atomic layer deposition (ALD) or, chemical vapor deposition (CVD). Variations of CVD processes suitable for forming the dielectrics include, but are not limited to, Atmospheric Pressure CVD (APCVD), Low Pressure CVD (LPCVD) and Plasma Enhanced CVD (PECVD), Metal-Organic CVD (MOCVD) and combinations thereof can also be employed.

[0120] In conclusion, the exemplary embodiments of the present invention present a backside wrap around contact, which increases the silicide area to mitigate conventional issues such as higher contact resistance because high temperature anneal cannot be performed when BEOL interconnects are built on the front side of the wafer. The exemplary embodiments of the present invention form a silicide wrapping around the S/D epi regions. Stated differently, the present invention improves the backside contact for backside power rail and backside power delivery network technology by increasing the silicide area. The silicide area is advantageously positioned around select S/D epi regions.

[0121] Regarding FIGS. 1-20, deposition is any process that grows, coats, or otherwise transfers a material onto the wafer. Available technologies include, but are not limited to, thermal oxidation, physical vapor deposition (PVD), chemical vapor deposition (CVD), electrochemical deposition (ECD), molecular beam epitaxy (MBE) and more recently, atomic layer deposition (ALD) among others. As used herein, "depositing" can include any now known or later developed techniques appropriate for the material to be deposited including but not limited to, for example: chemical vapor deposition (CVD), low-pressure CVD (LPCVD), plasma-enhanced CVD (PECVD), semi-atmosphere CVD (SACVD) and high density plasma CVD (HDPCVD), rapid thermal CVD (RTCVD), ultra-high vacuum CVD (UHVCVD), limited reaction processing CVD (LRPCVD), metal-organic CVD (MOCVD), sputtering deposition, ion beam deposition, electron beam deposition, laser assisted deposition, thermal oxidation, thermal nitridation, spin-on methods, physical vapor deposition (PVD), atomic layer deposition (ALD), chemical oxidation, molecular beam epitaxy (MBE), plating, evaporation.

[0122] The term "processing" as used herein includes deposition of material or photoresist, patterning, exposure, development, etching, cleaning, stripping, implanting, doping, stressing, layering, and/or removal of the material or photoresist as needed in forming a described structure.

[0123] Removal is any process that removes material from the wafer: examples include etch processes (either wet or dry), and chemical-mechanical planarization (CMP), etc.

[0124] Patterning is the shaping or altering of deposited materials, and is generally referred to as lithography. For example, in conventional lithography, the wafer is coated with a chemical called a photoresist; then, a machine called a stepper focuses, aligns, and moves a mask, exposing select portions of the wafer below to short wavelength light; the exposed regions are washed away by a developer solution. After etching or other processing, the remaining photoresist is removed. Patterning also includes electron-beam lithography.

[0125] It is to be understood that the present invention will be described in terms of a given illustrative architecture; however, other architectures, structures, substrate materials and process features and steps/blocks can be varied within the scope of the present invention.

[0126] It will also be understood that when an element such as a layer, region or substrate is referred to as being "on" or "over" another element, it can be directly on the other element or intervening elements can also be present. In contrast, when an element is referred to as being "directly on" or "directly over" another element, there are no intervening elements present. It will also be understood that when an element is referred to as being "connected" or "coupled" to another element, it can be directly connected or coupled to the other element or intervening elements can be present. In contrast, when an element is referred to as being "directly connected" or "directly coupled" to another element, there are no intervening elements present.

[0127] The present embodiments can include a design for an integrated circuit chip, which can be created in a graphical computer programming language, and stored in a computer storage medium (such as a disk, tape, physical hard drive, or virtual hard drive such as in a storage access network). If the designer does not fabricate chips or the photolithographic masks used to fabricate chips, the designer can transmit the resulting design by physical mechanisms (e.g., by providing a copy of the storage medium storing the design) or electronically (e.g., through the Internet) to such entities, directly or indirectly. The stored design is then converted into the appropriate format (e.g., GDSII) for the fabrication of photolithographic masks, which usually include multiple copies of the chip design in question that are to be formed on a wafer. The photolithographic masks are utilized to define areas of the wafer (and/or the layers thereon) to be etched or otherwise processed.

[0128] Methods as described herein can be used in the fabrication of integrated circuit chips. The resulting integrated circuit chips can be distributed by the fabricator in raw wafer form (that is, as a single wafer that has multiple unpackaged chips), as a bare die, or in a packaged form. In the latter case, the chip is mounted in a single chip package (such as a plastic carrier, with leads that are affixed to a motherboard or other higher level carrier) or in a multichip package (such as a ceramic carrier that has either or both surface interconnections or buried interconnections). In any case, the chip is then integrated with other chips, discrete circuit elements, and/or other signal processing devices as part of either (a) an intermediate product, such as a motherboard, or (b) an end product. The end product can be any product that includes integrated circuit chips, ranging from toys and other low-end applications to advanced computer products having a display, a keyboard or other input device, and a central processor.

[0129] It should also be understood that material compounds will be described in terms of listed elements, e.g., SiGe. These compounds include different proportions of the elements within the compound, e.g., SiGe includes Si_xGe_{1-x} where x is less than or equal to 1, etc. In addition, other elements can be included in the compound and still function in accordance with the present embodiments. The compounds with additional elements will be referred to herein as alloys.

[0130] Reference in the specification to "one embodiment" or "an embodiment" of the present invention, as well as other variations thereof, means that a particular feature, structure, characteristic, and so forth described in connection with the embodiment is included in at least one embodiment of the present invention. Thus, the appearances of the phrase "in one embodiment" or "in an embodiment", as well any other variations, appearing in various places throughout the specification are not necessarily all referring to the same embodiment.

[0131] It is to be appreciated that the use of any of the following "I", "and/or", and "at least one of", for example, in the cases of "A/B", "A and/or B" and "at least one of A and B", is intended to encompass the selection of the first listed option (A) only, or the selection of the second listed option (B) only, or the selection of both options (A and B). As a further example, in the cases of "A, B, and/or C" and "at least one of A, B, and C", such phrasing is intended to encompass the selection of the first listed option (A) only, or the selection of the second listed option (B) only, or the

selection of the third listed option (C) only, or the selection of the first and the second listed options (A and B) only, or the selection of the first and third listed options (A and C) only, or the selection of the second and third listed options (B and C) only, or the selection of all three options (A and B and C). This can be extended, as readily apparent by one of ordinary skill in this and related arts, for as many items listed.

[0132] The terminology used herein is for the purpose of describing particular embodiments only and is not intended to be limiting of example embodiments. As used herein, the singular forms "a," "an" and "the" are intended to include the plural forms as well, unless the context clearly indicates otherwise. It will be further understood that the terms "comprises," "comprising," "includes" and/or "including," when used herein, specify the presence of stated features, integers, steps, operations, elements and/or components, but do not preclude the presence or addition of one or more other features, integers, steps, operations, elements, components and/or groups thereof.

[0133] Spatially relative terms, such as "beneath," "below," "lower," "above," "upper," and the like, can be used herein for ease of description to describe one element's or feature's relationship to another element(s) or feature(s) as illustrated in the FIGS. It will be understood that the spatially relative terms are intended to encompass different orientations of the device in use or operation in addition to the orientation depicted in the FIGS. For example, if the device in the FIGS. is turned over, elements described as "below" or "beneath" other elements or features would then be oriented "above" the other elements or features. Thus, the term "below" can encompass both an orientation of above and below. The device can be otherwise oriented (rotated 90 degrees or at other orientations), and the spatially relative descriptors used herein can be interpreted accordingly. In addition, it will also be understood that when a layer is referred to as being "between" two layers, it can be the only layer between the two layers, or one or more intervening layers can also be present.


[0134] It will be understood that, although the terms first, second, etc. can be used herein to describe various elements, these elements should not be limited by these terms. These terms are only used to distinguish one element from another element. Thus, a first element discussed below could be termed a second element without departing from the scope of the present concept.

[0135] Having described preferred embodiments of methods and structures providing for constructing a full wrap around backside contact (which are intended to be illustrative and not limiting), it is noted that modifications and variations can be made by persons skilled in the art in light of the above teachings. It is therefore to be understood that changes may be made in the particular embodiments described which are within the scope of the invention as outlined by the appended claims. Having thus described aspects of the invention, with the details and particularity required by the patent laws, what is claimed and desired protected by Letters Patent is set forth in the appended claims.

CLAIMS

- 1. A semiconductor structure comprising:
- a first source/drain (S/D) epi region having a first contact completely wrapping around the first S/D epi region, the first contact electrically connected to a backside power delivery network (BSPDN); and
- a second S/D epi region having a second contact directly contacting a first sidewall, a second sidewall, and a top surface of the second S/D epi region, the second contact electrically connected to back-end-of-line (BEOL) components.
- 2. The semiconductor structure of claim 1, wherein a bottom surface of the second S/D epi region directly contacts a buried oxide layer.
- 3. The semiconductor structure of claim 2, wherein the buried oxide layer is horizontally aligned with a portion of the first contact.
- 4. The semiconductor structure of claim 1, wherein the first contact is vertically offset from the second contact.
- 5. The semiconductor structure of claim 1, wherein the first S/D epi region is horizontally aligned with the second S/D epi region.
- 6. The semiconductor structure of claim 1, wherein the first S/D epi region and the second S/D epi region are both n-type epi regions.
- 7. The semiconductor structure of claim 1, wherein the first S/D epi region and the second S/D epi region are both p-type epi regions.
- 8. A semiconductor structure comprising:
- a first source/drain (S/D) epi region having a salicide wrapping and a silicide wrapping, and a first contact wrapping around the silicide wrapping of the first S/D epi region, the first contact electrically connected to a backside power delivery network (BSPDN); and
- a second S/D epi region having a partial salicide wrapping, and a second contact electrically connected to back-end-of-line (BEOL) components.
- 9. The semiconductor structure of claim 8, wherein the partial salicide wrapping of the second S/D epi region directly contacts the second contact.

- 10. The semiconductor structure of claim 8, wherein the silicide wrapping of the first S/D epi region directly contacts the first contact.
- 11. The semiconductor structure of claim 8, wherein a bottom surface of the second S/D epi region directly contacts a buried oxide layer.
- 12. The semiconductor structure of claim 11, wherein the buried oxide layer is horizontally aligned with a portion of the first contact.
- 13. The semiconductor structure of claim 8, wherein the first contact is vertically offset from the second contact.
- 14. The semiconductor structure of claim 8, wherein the first S/D epi region is horizontally aligned with the second S/D epi region.
- 15. The semiconductor structure of claim 8, wherein a bottom dielectric isolation (BDI) layer directly contacts both the first contact and the silicide wrapping of the first S/D epi region.
- 16. A semiconductor structure comprising:
- a first source/drain (S/D) epi region having a partial silicide wrapping, and a first contact wrapping around the silicide wrapping of the first S/D epi region; and
- a second S/D epi region having a partial salicide wrapping, and a second contact that is prevented from extending along sidewalls of the second S/D epi region.
- 17. The semiconductor structure of claim 16, wherein the first contact is electrically connected to a backside power delivery network (BSPDN) and the second contact is electrically connected to back-end-of-line (BEOL) components.
- 18. The semiconductor structure of claim 16, wherein a bottom surface of the second S/D epi region directly contacts a buried oxide layer.
- 19. The semiconductor structure of claim 18, wherein the buried oxide layer is horizontally aligned with a portion of the first contact.
- 20. The semiconductor structure of claim 16, wherein a bottom dielectric isolation (BDI) layer directly contacts both the first contact and the partial silicide wrapping of the first S/D epi region.



F. G. L

2/17




FIG. 2






FIG. 3





4/17




FIG. 6




FIG. 7









FIG. 8





FG. 10










FIG. 12





FG. 15










FIG. 18



五 。 注

17/17



INTERNATIONAL SEARCH REPORT

International application No PCT/EP2023/071820

A. CLASSIFICATION OF SUBJECT MATTER

INV. H01L29/06 H01L29/417

/417 H01L21/336

H01L29/775

H01L29/66

ADD. B82Y10/00

H01L21/285

H01L21/768

H01L23/528

According to International Patent Classification (IPC) or to both national classification and IPC

B. FIELDS SEARCHED

Minimum documentation searched (classification system followed by classification symbols)

H01L B82Y

Documentation searched other than minimum documentation to the extent that such documents are included in the fields searched

Electronic data base consulted during the international search (name of data base and, where practicable, search terms used)

EPO-Internal

Category*	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
х	US 2018/219090 A1 (MORROW PATRICK [US] ET AL) 2 August 2018 (2018-08-02) paragraph [0020] - paragraph [0037] figures 1-10C	1-7
x	US 2022/208679 A1 (LEE EUI BOK [KR] ET AL) 30 June 2022 (2022-06-30)	1,4-7
A	paragraph [0031] - paragraph [0099] figures 1-4	2,3
x	US 2020/219997 A1 (MEHANDRU RISHABH [US] ET AL) 9 July 2020 (2020-07-09)	1,4-7
Y	paragraph [0043] - paragraph [0078] paragraph [0157] figures 1-5F,8C	2,3
	 -/	

Further documents are listed in the continuation of Box C.	X See patent family annex.				
* Special categories of cited documents :	"T" later document published after the international filing date or priority date and not in conflict with the application but cited to understand				
"A" document defining the general state of the art which is not considered to be of particular relevance	the principle or theory underlying the invention				
"E" earlier application or patent but published on or after the international filing date	"X" document of particular relevance;; the claimed invention cannot be considered novel or cannot be considered to involve an inventive				
"L" document which may throw doubts on priority claim(s) or which is cited to establish the publication date of another citation or other	step when the document is taken alone "Y" document of particular relevance:: the claimed invention cannot be				
special reason (as specified)	considered to involve an inventive step when the document is				
"O" document referring to an oral disclosure, use, exhibition or other means	combined with one or more other such documents, such combination being obvious to a person skilled in the art				
"P" document published prior to the international filing date but later than the priority date claimed	"&" document member of the same patent family				
the phonty date claimed	a document member of the same patent family				
Date of the actual completion of the international search	Date of mailing of the international search report				
19 December 2023	04/01/2024				
Name and mailing address of the ISA/	Authorized officer				

NL - 2280 HV Rijswijk Tel. (+31-70) 340-2040,

Fax: (+31-70) 340-3016

European Patent Office, P.B. 5818 Patentlaan 2

Kostrzewa, Marek

INTERNATIONAL SEARCH REPORT

International application No
PCT/EP2023/071820

ategory*	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
	WO 2018/004653 A1 (INTEL CORP [US])	1,4-7
	4 January 2018 (2018-01-04)	2.2
	page 8, line 9 - page 23, line 28 figures 1-6	2,3
	US 2022/157985 A1 (SONG YI [US] ET AL)	1,4-7
	19 May 2022 (2022-05-19) paragraph [0008] - paragraph [0067] figures 1-16B	2,3
	US 9 847 390 B1 (XIE RUILONG [US] ET AL)	1-7
	19 December 2017 (2017-12-19)	
	column 5, line 4 - column 8, line 60 figures 1-10B	
Z.	CN 113 053 820 A (TAIWAN SEMICONDUCTOR MFG	1-7
	CO LTD) 29 June 2021 (2021-06-29) the whole document	
A	US 2020/294860 A1 (CHANG SHANG-WEN [TW] ET AL) 17 September 2020 (2020-09-17)	1-7
	the whole document	

International application No. PCT/EP2023/071820

INTERNATIONAL SEARCH REPORT

Box No. II Observations where certain claims were found unsearchable (Continuation of item 2 of first sheet)
This international search report has not been established in respect of certain claims under Article 17(2)(a) for the following reasons:
Claims Nos.: because they relate to subject matter not required to be searched by this Authority, namely:
2. Claims Nos.: because they relate to parts of the international application that do not comply with the prescribed requirements to such an extent that no meaningful international search can be carried out, specifically: see FURTHER INFORMATION sheet PCT/ISA/210
3. Claims Nos.: because they are dependent claims and are not drafted in accordance with the second and third sentences of Rule 6.4(a).
Box No. III Observations where unity of invention is lacking (Continuation of item 3 of first sheet)
This International Searching Authority found multiple inventions in this international application, as follows:
As all required additional search fees were timely paid by the applicant, this international search report covers all searchable claims.
2. As all searchable claims could be searched without effort justifying an additional fees, this Authority did not invite payment of additional fees.
3. As only some of the required additional search fees were timely paid by the applicant, this international search report covers only those claims for which fees were paid, specifically claims Nos.:
4. No required additional search fees were timely paid by the applicant. Consequently, this international search report is restricted to the invention first mentioned in the claims;; it is covered by claims Nos.:
The additional search fees were accompanied by the applicant's protest and, where applicable, the payment of a protest fee. The additional search fees were accompanied by the applicant's protest but the applicable protest fee was not paid within the time limit specified in the invitation. No protest accompanied the payment of additional search fees.

FURTHER INFORMATION CONTINUED FROM PCT/ISA/ 210

Continuation of Box II.2

Claims Nos.: 8-20

An invitation to provide informal clarification was sent to the applicant on 13.11.2023 (please see this letter for more detail). In the letter of reply received on 07.12.2023, the applicant responded to examine product claim 1 and its dependent claims 2-7 as well. Therefore the subject-matter of claims 8-20 will not be assessed.

Further details are specified on the Separate Sheet, Item III.

The applicant's attention is drawn to the fact that claims relating to inventions in respect of which no international search report has been established need not be the subject of an international preliminary examination (Rule 66.1(e) PCT). The applicant is advised that the EPO policy when acting as an International Preliminary Examining Authority is normally not to carry out a preliminary examination on matter which has not been searched. This is the case irrespective of whether or not the claims are amended following receipt of the search report or during any Chapter II procedure. If the application proceeds into the regional phase before the EPO, the applicant is reminded that a search may be carried out during examination before the EPO (see EPO Guidelines C-IV, 7.2), should the problems which led to the Article 17(2) PCT declaration be overcome.

INTERNATIONAL SEARCH REPORT

Information on patent family members

International application No
PCT/EP2023/071820

Patent document cited in search report		Publication date		Patent family member(s)		Publication date	
US 2018219090	A1	02-08-2018	ÇN	108028280	A	11-05-201	
			DE	112015006946	Т5	21-06-201	
			TW	201719765	A	01-06-201	
			TW	202236432	A	16-09-202	
			US	2018219090	A1	02-08-201	
			US	2022140127	A1	05-05-202	
			US	2022140128	A1	05-05-202	
			WO	2017052630	A1	30-03-201	
US 2022208679	 A1	30-06-2022	KR	20220096442	A	07-07-202	
			US	2022208679	A1	30-06-202	
US 2020219997	A1	09-07-2020	CN	111403477	A	10-07-202	
			EP	3678191	A1	08-07-202	
			US	2020219997		09-07-202	
			US 	2023068314	A1 	02-03-202	
WO 2018004653	A1	04-01-2018	CN	109196653	A	11-01-201	
			EP	3479411	A1	08-05-201	
			KR	20190015269		13-02-201	
			KR	20230162725		28-11-202	
			TW	201817011		01-05-201	
			US	2019157310		23-05-201	
			₩0 	2018004653	A1 	04-01-201 	
US 2022157985	A1	19-05-2022	US	2021119031	A1	22-04-202	
			US 	2022157985	A1 	19-05-202 	
US 9847390	в1	19-12-2017	NON	E			
CN 113053820	A	29-06-2021	CN	113053820		29-06-202	
			TW	202201632		01-01-202	
			US	2022367462		17-11-202	
			US 	2023387127	A1	30-11-202 	
US 2020294860	A1	17-09-2020	US	2020105603	A1	02-04-202	
			US	2020294860		17-09-202	
			US	2022375794	A1	24-11-202	
			US	2023369121	A1	16-11-202	