

US010840186B2

(54) METHODS OF FORMING SELF-ALIGNED VIAS AND AIR GAPS

- (71) Applicant: **Applied Materials, Inc.**, Santa Clara, CA (US)
- (72) Inventors: Susmit Singha Roy, Sunnyvale, CA (56) References Cited (US); Ziqing Duan, San Jose, CA (US); Abhijit Basu Mallick, Palo Alto, CA (US); Praburam Gopalraja, Santa Clara, CA (US)
- (73) Assignee: **Applied Materials, Inc.**, Santa Clara, CA (US)
- $(*)$ Notice: Subject to any disclaimer, the term of this patent is extended or adjusted under 35 U.S.C. 154(b) by 0 days.
- (21) Appl. No.: $16/522,130$ JF

(22) Filed: **In 25.2019** JF
- (22) Filed: **Jul. 25, 2019**

(65) **Prior Publication Data**

OTHER PUBLICATIONS US 2019/0348368 A1 Nov. 14 , 2019

Related U.S. Application Data

- (63) Continuation of application No. 16/003,827, filed on Jun. 8, 2018, now Pat. No. 10,403,542.
- (60) Provisional application No. $62/517,855$, filed on Jun. 10, 2017.
- (51) Int. Cl.
 $H01L$ 23/532 (2006.01)

(52) U.S. Cl.
CPC H01L 23/5329 (2013.01); H01L 21/67138 (2013.01) ; $H01L$ 23/53266 (2013.01)

(12) United States Patent (10) Patent No.: US 10,840,186 B2
Roy et al. (45) Date of Patent: Nov. 17, 2020

(45) Date of Patent: Nov. 17, 2020

(58) Field of Classification Search CPC H01J 37/32091; H01J 37/32165; H01L 21/311; H01L 21/76807; H01L 21/7682; H01L 21/76897; H01L 23/53266; H01L 23/5329

See application file for complete search history.

U.S. PATENT DOCUMENTS

FOREIGN PATENT DOCUMENTS

PCT International Search Report and Written Opinion in PCT/ US2017/037141 dated Aug. 31, 2017, 11 pages.
(Continued)

Primary Examiner — Allan R Wilson

(74) Attorney, Agent, or Firm $-$ Servilla Whitney LLC

(57) **ABSTRACT**

A first metallization layer comprises a set of first conductive lines that extend along a first direction on a first dielectric layer on a substrate. Pillars are formed on recessed first dielectric layers and a second dielectric layer covers the pillars. A dual damascene etch provides a contact hole through the second dielectric layer and an etch removes the pillars to form air gaps.
 11 Claims, 7 Drawing Sheets

(56) References Cited

U.S. PATENT DOCUMENTS

FOREIGN PATENT DOCUMENTS

OTHER PUBLICATIONS

PCT International Search Report and Written Opinion in PCT/
US2017/053936 dated Jan. 12, 2018, 10 pages. PCT International Search Report and Written Opinion in PCT/
US2017/059737 dated May 18, 2018, 11 pages.
PCT International Search Report and Written Opinion in PCT/
US2017/060367 dated Feb. 22, 2018, 9 pages. PCT International Search Report and Written Opinion in PCT/
US2017/060368 dated Jan. 31, 2018, 11 pages.
PCT International Search Report and Written Opinion in PCT/
US2018/019146 dated May 23, 2018, 12 pages.
PCT Internati PCT international Search Report and Written Opinion in PCT/
US2018/036690 dated Sep. 18, 2018, 9 pages. PCT International Search Report and Written Opinion in PCT/
US2018/048503 dated Dec. 14, 2018, 10 pages.
PCT International Search Report and Written Opinion in PCT/
US2018/048504 dated Dec. 13, 2018, 10 pages. PCT International Search Report and Written Opinion in PCT/
US2018/048509 dated Dec. 13, 2018, 10 pages. PCT ISR & Written Opinion for PCT/US2018/026026, dated Jul. 26, 2018, 11 pages.

* cited by examiner

FIG . 8B

FIG. 15

20

60

EFERENCE TO RELATED and depositing a cap layer to enclose the air gaps.
APPLICATIONS $\frac{5}{100}$

This application is a Continuation of U.S. patent appli-

cation Ser. No. 16/003,827, filed on Jun. 8, 2018, which So that the manner in which the above recited features of

claims priority to U.S. Provisional Application claims priority to U.S. Provisional Application No. $62/517$, the present invention can be understood in detail, a more 855, filed Jun. 10, 2017, the entire disclosures of which are 10 hereby incorporated by reference herein.

The present disclosure relates generally to methods of 15 to be considered limiting of its scope, for the invention may depositing and etching thin films. In particular, the disclo-
sure relates to processes for forming se

with smaller and smaller transistor dimensions to gain more device structure after the conductionality per unit area. As the dimensions of devices according to some embodiments; functionality per unit area. As the dimensions of devices according to some embodiments;
continue to shrink, so does the gap/space between the 25 FIG. 2B is a top view of the electronic device structure of devices, increasing the difficulty to physically isolate the FIG $2A$;
devices from one another. Filling in the high aspect ratio FIG 3 is a side cross-sectional view of the electronic devices from one another. Filling in the high aspect ratio FIG. 3 is a side cross-sectional view of the electronic
trenches/spaces/gaps between devices which are often device structure after a liner is deposited on the rec irregularly shaped with high-quality dielectric materials is conductive lines according to some embodiments;
becoming an increasing challenge to implementation with 30 FIG. 4 is a side cross-sectional view of the electroni existing methods including gapfill, hardmasks and spacer
applications.
Resistance-Capacitance (RC) delay is a challenging
FIG. 5A is a side cross-sectional view of the electronic

aspect of back end of line (BEOL) device production. The device structure after portions of the seed gapfill layer are RC delay continues to increase with metal pitch scaling, 35 removed to expose top portions of the insul metal line length increasing and metal line thickness according to some embodiments;
decreasing Reducing metal line resistance or dielectric FIG. 5B is a perspective view of the electronic device decreasing. Reducing metal line resistance or dielectric FIG. 5B is a perspective capacitance in the back end of line is a priority of engineers structure shown in FIG. 5A; capacitance in the back end of line is a priority of engineers structure shown in FIG. 5A;
working on BEOL. Low dielectric constant (k) materials are FIG. 6A is a side cross-sectional view of the electronic working on BEOL. Low dielectric constant (k) materials are the main materials besides metals in the BEOL, which 40 device structure after self-aligned selective growth pillars account for the capacitance that needs to be reduced. Reduc-
ing k has been a trend in the past decades. ing k has been a trend in the past decades. IBM introduced FIG. $\overline{6B}$ is a perspective the air-gap gap technology around 10 years ago. However, structure shown in FIG. $\overline{6A}$; the air-gap gap technology around 10 years ago. However, structure shown in FIG. 6A;
it has not penetrated in the whole industry because of the FIG. 7A is a side cross-sectional view of the electronic it has not penetrated in the whole industry because of the process/design/integration complexity.

manufacture is edge placement error (EPE) appearing in the embodiments;
patterning steps. When patterning multiple layers, layer-to-
FIG. 7B is a perspective view of the electronic device patterning steps. When patterning multiple layers, layer-to-
layer connection or alignment becomes more and more structure shown in FIG. 7A; layer connection or alignment becomes more and more structure shown in FIG. 7A;
difficult with smaller features. On BEOL, big EPE could 50 FIG. 8A is a side cross-sectional view of the electronic difficult with smaller features. On BEOL, big EPE could 50 FIG. 8A is a side cross-sectional view of the electronic cause both the resistance of interconnect and parasitic device structure after a dual damascene etch accor capacitance to increase which will increase the RC delay. In some embodiments;
the worst cases, the EPE can result in the misalignment of FIG. δ B is a top view of the electronic device structure the worst cases, the EPE can result in the misalignment of FIG. 8B is a top two metal layers and device failure. two metal layers and device failure.
Therefore, there is a need in the art for methods for back 55 FIG. 9A is a side cross-sectional view of the electronic

end of line device production with decreased RC delay device structure after formation of a line
and/or decreased edge placement error.
structure according to some embodiments; and/or decreased edge placement error.

A method to provide self-aligned air gaps, the method device structure after gapfill of the etched structure in comprising: recessing first conductive lines on a first dielec-
tric layer on a substrate, the first conductin tric layer on a substrate, the first conducting lines extending FIG. 10B is a top along a first direction on the first dielectric layer; forming shown in FIG. 10A; along a first direction on the first dielectric layer; forming shown in FIG. 10A;
pillars on the recessed first conductive lines; depositing a 65 FIG. 11A is a side cross-sectional view of the electronic pillars on the recessed first conductive lines; depositing a 65 second dielectric layer between the pillars; etching the second dielectric layer to form a contact hole in the second

METHODS OF FORMING SELF-ALIGNED dielectric layer between adjacent pillars; depositing a metal
VIAS AND AIR GAPS film in the contact hole; removing the second dielectric layer via to expose the pillars; removing the pillars to form air gaps;
CROSS-REFERENCE TO RELATED and depositing a cap layer to enclose the air gaps.

BRIEF DESCRIPTION OF THE DRAWINGS

above, may be had by reference to embodiments, some of which are illustrated in the appended drawings. It is to be noted, however, that the appended drawings illustrate only TECHNICAL FIELD noted, however, that the appended drawings illustrate only
typical embodiments of this invention and are therefore not
closure relates generally to methods of 15 to be considered limiting of its scope, for

aligned via according to some embodiments;

BACKGROUND 20 FIG. 1B is a perspective view of the electronic device

structure depicted in FIG. 1A;
FIG. 2A is a side cross-sectional view of the electronic The semiconductor industry is rapidly developing chips FIG. 2A is a side cross-sectional view of the electronic ith smaller and smaller transistor dimensions to gain more device structure after the conductive lines are rec

Resistance-Capacitance (RC) delay is a challenging FIG. 5A is a side cross-sectional view of the electronic
nect of back end of line (BEOL) device production. The device structure after portions of the seed gapfill layer a

45 device structure after an insulating layer is deposited to Another challenging aspect in the current semiconductor overfill the gaps between the pillars according to some anufacture is edge placement error (EPE) appearing in the embodiments:

Therefore, there is a need in the art for methods for back 55 FIG. 9A is a side cross-sectional view of the electronic
d of line device production with decreased RC delay device structure after formation of a liner in the

FIG. 9B is a top view of the electronic device structure SUMMARY shown in FIG. 9A;

FIG. 10A is a side cross-sectional view of the electronic device structure after gapfill of the etched structure in

device structure after masking in accordance with one or more embodiment;

device structure after etching the dielectric and exposing the pillars in accordance with one or more embodiment; ⁵

device structure after removal of the pillars in accordance with one or more embodiment;

FIG. 13B is a top view of the electronic device structure shown in FIG. 13A;

device structure after blanket deposition in accordance with last one or more embodiment;
15 semiconductor material, e.g., silicon (Si), carbon (C), ger-

FIG. 14B is a top view of the electronic device structure shown in FIG. 14A; and

that distinguishes among the similar components. If only the 25 substrate. Although a few examples of materials from which first reference label is used in the specification, the descrip-
the substrate may be formed are de

invention, it is to be understood that the invention is not metallization interconnect layers for integrated circuits. In limited to the details of construction or process steps set 35 some embodiments, the substrate 101 i forth in the following description. The invention is capable nects, for example, vias, configured to connect the metalli-
of other embodiments and of being practiced or being zation layers. In some embodiments, the substra

processing is performed during a fabrication process. For separated by an electrically insulating layer. For example, an example, a substrate surface on which processing can be interlayer dielectric, a trench insulation la example, a substrate surface on which processing can be interlayer dielectric, a trench insulation layer or any other
performed include materials such as silicon, silicon oxide, insulating layer known to one of ordinary sk strained silicon, silicon on insulator (SOI), carbon doped
the electronic device manufacturing. In some embodiments,
silicon oxides, amorphous silicon, doped silicon, germa- 45 the substrate includes one or more buffer lay nium, gallium arsenide, glass, sapphire, and any other materials such as metals, metal nitrides, metal alloys, and other rials such as metals, metal nitrides, metal alloys, and other one or more layers above substrate 101 and to confine lattice conductive materials, depending on the application. Sub-
dislocations and defects. strates include, without limitation, semiconductor wafers. Insulating layer 102 can be any material suitable to Substrates may be exposed to a pretreatment process to 50 insulate adjacent devices and prevent leakage. In so polish, etch, reduce, oxidize, hydroxylate, anneal, UV cure, embodiments, electrically insulating layer 102 is an oxide e-beam cure and/or bake the substrate surface. In addition to layer, e.g., silicon dioxide, or any oth e-beam cure and/or bake the substrate surface. In addition to layer, e.g., silicon dioxide, or any other electrically insulat-
film processing directly on the surface of the substrate itself, ing layer determined by an ele in the present invention, any of the film processing steps embodiments, insulating layer 102 comprises an interlayer disclosed may also be performed on an underlayer formed 55 dielectric (ILD). In some embodiments, insulat term "substrate surface" is intended to include such under-
layer as the context indicates. Thus for example, where a doped oxide ("CDO"), e.g., carbon doped silicon dioxide, film/layer or partial film/layer has been deposited onto a porous silicon dioxide, silicon nitride or any combination substrate surface, the exposed surface of the newly deposited 60 thereof.

One or more embodiments of the disclosure are directed dielectric material having k value less than 5. In some to methods and apparatus to provide self-aligned vias and air embodiments, insulating layer 102 includes a diel to methods and apparatus to provide self-aligned vias and air embodiments, insulating layer 102 includes a dielectric gaps. The various aspects of the disclosure are described material having k-value less than 2. In some e

 $3 \hspace{1.5cm} 4$

FIG. 11B is a top view of the electronic device structure self-aligned via or air gap according to some embodiments.

Shown in FIG. 11A;

FIG .12A is a side cross-sectional view of the electronic depicted in FIG. 1A. FIG. FIG. 12A is a side cross-sectional view of the electronic depicted in FIG. 1A. FIG. 1B is a perspective view 120 of vice structure after etching the dielectric and exposing the the electronic device structure depicted in F FIG. 12B is a top view of the electronic device structure $\frac{5}{104}$ that extend along an X axis (direction) 121 on an FIG. 12B is a top view of the electronic device structure 104 that extend along an X axis (direction) 121 on an insulating layer 102 on a substrate 101, as shown in FIGS. FIG. 13A is a side cross-sectional view of the electronic 14 and 1B. As shown in FIG. 1B, X direction 121 crosses wice structure after removal of the pillars in accordance a Y axis (direction) 122 at an angle 123. In one o embodiments, angle 123 is about 90 degrees. In some embodiments, angle 123 is an angle that is other than a 90 own in FIG. 13\AA ; degrees angle. The insulating layer 102 comprises trenches FIG. 14A is a side cross-sectional view of the electronic 104. The conductive lines 103 are deposited in trenches 104.

semiconductor material, e.g., silicon (Si), carbon (C), germanium (Ge), silicon germanium (SiGe), gallium arsenide own in FIG. 14A; and (GaAs), InP, GaAs, InGaAs, InAlAs, other semiconductor FIG. 15 shows a schematic of a processing chamber to material, or any combination thereof. In some embodiments, form the electronic device structure in accordance with one substrate 101 is a semiconductor-on-isolator (SOI) substrate or more embodiment of the disclosure. In the appended figures, similar components and/or fea-
tures may comprise any material listed above, e.g., silicon.
Insulation layer may comprise any material listed above, e.g., silicon. components of the same type may be distinguished by In various embodiments, the substrate 101 can be, for following the reference label by a dash and a second label example, an organic, a ceramic, a glass, or a semiconduct following the reference label by a dash and a second label example, an organic, a ceramic, a glass, or a semiconductor
that distinguishes among the similar components. If only the 25 substrate. Although a few examples of m tion is applicable to any one of the similar components that may serve as a foundation upon which passive and having the same first reference label irrespective of the active electronic devices (e.g., transistors, memories second reference label. tors, inductors, resistors, switches, integrated circuits, ampli-
30 fiers, optoelectronic devices, or any other electronic devices)
DETAILED DESCRIPTION may be built falls within the spirit and sco

disclosure.
Before describing several exemplary embodiments of the In some embodiments, substrate 101 includes one or more
invention, it is to be understood that the invention is not metallization interconnect layers for i of other embodiments and of being practiced or being zation layers. In some embodiments, the substrate 101 carried out in various ways. A "substrate" as used herein, refers to any substrate or capacitors, resistors, optoelectronic devices, switches, and material surface formed on a substrate upon which film 40 any other active and passive electronic device

film/layer becomes the substrate surface. In some embodiments, insulating layer 102 includes a
One or more embodiments of the disclosure are directed dielectric material having k value less than 5. In some with respect to a detailed process illustrated in the Figures. 65 insulating layer 102 includes a nitride, oxide, a polymer,
FIG. 1A illustrates a top view 100 and a cross-sectional phosphosilicate glass, Fluorosilicate (S

nation thereof. In some embodiments, insulating layer 102 ment, the conductive layer is deposited onto the seed layer may include polyimide, epoxy, photodefinable materials, in the trenches 104 using a selective deposition

to a chemical vapor deposition ("CVD"), a physical vapor material for the seed layer also includes copper. In some deposition ("DVD"), a physical vapor minimal embodiments, the conductive lines 103 include a metal, for deposition ("PVD"), molecular beam epitaxy ("MBE"), embodiments, the conductive lines 103 include a metal, for
metalograpic chamical vapor deposition ("MOCVD"), is example, copper (Cu), ruthenium (Ru), nickel (Ni), cobalt metalorganic chemical vapor deposition ("MOCVD"), 15 example, copper (Cu), ruthenium (Ku), nickel (Ni), cobalt
atomic layer deposition ("AI O"), spin-on or other insulat. (Co), chromium (Cr), iron (Fe), manganese (Mn), ti atomic layer deposition ("ALO"), spin-on, or other insulat-
ing deposition techniques known to one of ordinary skill in (Ti), aluminum (Al), hafnium (Hi), tantalum (Ta), tungsten ing deposition techniques known to one of ordinary skill in (11), aluminum (Al), hafnium (Hi), tantalum (1a), tungsten
the art of microelectronic device manufacturing. (W), Vanadium (V), Molybdenum (Mo), palladium (Pd),

the art of microelectronic device manufacturing.

the art of microelectronic device manufacturing.

In some embodiments, the lower metallization layer Mx

comprising metal lines 103 is a part of a back end metalli- 20 lea mask to form trenches 104 using one or more patterning and materials that may be used for the conductive lines 103 of etching techniques known to one of ordinary skill in the art the metallization layer Mx are, but not lim of microelectronic device manufacturing. In some embodi- 25 e.g., copper, tantalum, tungsten, ruthenium, titanium, haf-
ments, the size of trenches in the insulating layer 104 is nium, zirconium, aluminum, silver, tin, lea

involves filling the trenches 104 with a layer of conductive 30 In some embodiments, portions of the conductive layer material. In some embodiments, a base layer (not shown) is and the base layer are removed to even out to trenches 104, and then the conductive layer is deposited on layer 102 using a chemical-mechanical polishing ("CMP") the base layer. In some embodiments, the base layer includes technique known to one of ordinary skill in t tive barrier layer (not shown). The seed layer can include In one non-limiting example, the thickness of the concopper, and the conductive barrier layer can include alumi-
ductive lines 103 is in an approximate range from copper, and the conductive barrier layer can include alumi ductive lines 103 is in an approximate range from about 15 num, titanium, tantalum, tantalum nitride, and the like mm to about 1000 nm. In one non-limiting example num, titanium, tantalum, tantalum nitride, and the like nm to about 1000 nm. In one non-limiting example, the metals. The conductive barrier layer can be used to prevent thickness of the conductive lines 103 is from about metals. The conductive barrier layer can be used to prevent thickness of the conductive lines 103 is from about 20 nm to diffusion of the conductive material from the seed layer, e.g., 40 about 200 nm. In one non-limiting diffusion of the conductive material from the seed layer, e.g., 40 about 200 nm. In one non-limiting example, the width of the copper, into the insulating layer 102. Additionally, the con-
conductive lines 103 is in an app copper, into the insulating layer 102 . Additionally, the con-
ductive lines 103 is in an approximate range from about
ductive barrier layer can be used to provide adhesion for the 5 nm to about 500 nm. In one non-limi ductive barrier layer can be used to provide adhesion for the 5 nm to about 500 nm. In one non-limiting example, the seed layer (e.g., copper).

ductive barrier layer is deposited onto the sidewalls and 45 example, the spacing (pitch) between the conductive lines bottom of the trenches 104, and then the seed layer is 103 is from about 5 nm to about 50 nm. deposited on the conductive barrier layer. In another In some embodiments, the lower metallization layer Mx embodiment, the conductive base layer includes the seed is configured to connect to other metallization layers (no embodiment, the conductive base layer includes the seed is configured to connect to other metallization layers (not layer that is directly deposited onto the sidewalls and bottom shown). In some embodiments, the metallizat of the trenches 104. Each of the conductive barrier layer and 50 configured to provide electrical contact Io electronic seed layer may be deposited using any thin film deposition devices, e.g., transistors, memories, capac technique known to one of ordinary skill in the art of optoelectronic devices, switches, and any other active and semiconductor manufacturing, e.g., sputtering, blanket passive electronic devices that are separated by an e deposition, and the like. In one embodiment, each of the cally insulating layer, for example, an interlayer dielectric, a conductive barrier layer and the seed layer has the thickness 55 trench insulation layer, or any oth in an approximate range from about 1 nm to about 100 nm. to one of ordinary skill in the art of electronic device
In some embodiments, the barrier layer may be a thin manufacturing. dielectric that has been etched to establish conductivity to FIG. 2A is a view 200 similar to view 110 of FIG. 1A, the metal layer below. In some embodiments, the barrier after the conductive lines 103 are recessed accordi the copper line may be used to make a "self-forming and H, after the conductive lines 103 are recessed according to barrier".

is deposited onto the seed layer of base layer of copper, by 201. As shown in FIGS. 2A and 2B, trenches 202 are formed an electroplating process. In some embodiments, the con-65 in the insulating layer 102. Each trench 202 ductive layer is deposited into the trenches 104 using a 204 that are portions of insulating layer 102 and a bottom damascene process known to one of ordinary skill in the art that is a top surface 203 of the recessed cond

 5 6

determined by an electronic device design, or any combi-
nation thereof. In some embodiments, insulating layer 102 ment, the conductive layer is deposited onto the seed layer

may include polyimide, epoxy, photodennable materials,
such as benzocyclobutene (BCB), and WPR-series materi-
als, or spin-on-glass.
In some embodiments, insulating layer 102 is a low-k
in some embodiments, insulating laye

determined by the size of conductive lines formed later on metal carbides, e.g., hafnium carbide, zirconium carbide, in a process.
In some embodiments, forming the conductive lines 103 conductive materials, or any combinat

ed layer (e.g., copper).
In some embodiments, to form the base layer, the con-
about 2 nm to about 500 nm. In more specific non-limiting

shown). In some embodiments, the metallization layer Mx is configured to provide electrical contact Io electronic

barrier".
In some embodiments, the conductive layer e.g., copper, to a predetermined depth to form recessed conductive lines In some embodiments, the conductive layer e.g., copper, to a predetermined depth to form recessed conductive lines is deposited onto the seed layer of base layer of copper, by 201. As shown in FIGS. 2A and 2B, trenches 202 that is a top surface 203 of the recessed conductive line 201.

In some embodiments, the depth of the trenches 202 is growth pillars 601 are formed using the seed gap fill layer from about 10 nm to about 500 nm. In some embodiments, 401 on the liner 301 on the recessed conductive lines 100% of the thicknesses of the conductive lines. In some 6A and 6B, an array of the self-aligned selective growth embodiments, the conductive lines 103 are recessed using 5 pillars 601 has the same pattern as the set of th

FIG. 3 is a view 300 similar to FIG. 2A, after a liner 301 is deposited on the recessed conductive lines 201 according 10 is deposited on the recessed conductive lines 201 according 10 lines 201. As shown in FIGS. 6A and 6B, the pillars 601 are to some embodiments. Liner 301 is deposited on the bottom separated by gaps 603.

conductive lines 201 from changing the properties later on 301 on the conductive lines 201. The pillars 601 are not
in a process (e.g., during tungsten deposition, or other 15 grown on portions of the liner 301 on the insu liner. In another embodiment, liner 301 is a non-conductive portions of the seed gapfill layer 401 above the conductive liner. In some embodiments, when liner 301 is a non-
lines 201 are expanded for example, by oxidation, liner. In some embodiments, when liner 301 is a non-lines 201 are expanded for example, by oxidation, nitridaconductive liner, the liner 301 is removed later on in a tion, or other process to grow pillars 601. In some embo conductive liner, the liner 301 is removed later on in a tion, or other process to grow pillars 601. In some embodi-
process, as described in further detail below. In some 20 ments, the seed gapfill layer 401 is oxidized b embodiments, liner 301 includes titanium nitride (TiN), an oxidizing agent or oxidizing conditions to transform the titanium (Ti), tantalum (Ta), tantalum nitride (TaN), or any metal or metal containing seed gapfill layer combination thereof. In another embodiment, liner 301 is an oxide pillars 601. In some embodiments, pillars 601 include oxide, e.g., aluminum oxide (AlO), titanium oxide (TiO₂). In an oxide of one or more metals listed oxide, e.g., aluminum oxide (AlO), trainium oxide (11O₂). In an oxide of one or more meals issed above. In more specific
yet another embodiment, liner 301 is a nitride, e.g., silicon 25 embodiment, pillars 601 include t

ments, the line solutions techniques, such as but not limited to a CVD, PVD, MBE,
MOCVD, spin-on, or other liner deposition techniques
have a thermal oxidation, plasma enhanced oxidation,
MOCVD, spin-on, or other liner dep

is a self-aligned selective growth seed film. As shown in gapfill layer and the oxidizing agent. In some embodiments, FIG. 4, seed gapfill layer 401 is deposited on liner 301 on the the oxidation occurs at a temperature in insulating layer 102. In some embodiments, seed gapfill greater than or equal to about 150° C. In some embodiments, layer 401 is a tungsten (W) layer, or other seed gapfill layer the height 602 of the pillars 601 is seed gapfill layer 401 is a metal film or a metal containing 45 FIG. 7A is a view 700 similar to FIG. 6A, and FIG. 7B is film. Suitable metal films include, but are not limited to, a view 710 similar to FIG. 6B, after an i film. Suitable metal films include, but are not limited to, a view 710 similar to FIG. 6B, after an insulating layer 701 films including one or more of Co. Mo. W. Ta. Ti. Ru. is deposited to overfill the gaps 603 between t films including one or more of Co, Mo, W, Ta, Ti, Ru, is deposited to overfill the gaps 603 between the pillars 601 rhodium (Rh), Cu, Fe, Mn, V, Niobium (Nb), hafnium (Hf), according to some embodiments. As shown in F Zirconium (Zr), Yttrium (Y), Al, Sn, Cr, Lanthanum (La), or $\overline{7B}$, insulating layer $\overline{701}$ is deposited on the opposing any combination thereof. In some embodiments, seed gapfill so sidewalls $\overline{702}$ and top po

deposited using one of deposition techniques, such as but not In some embodiments, insulating layer 701 is a low-k
limited to an ALD, a CVD, PVD, MBE, MOCVD, spin-on, gapfill layer. In one embodiment, insulating layer 701 limited to an ALD, a CVD, PVD, MBE, MOCVD, spin-on, gapfill layer. In one embodiment, insulating layer 701 is a or other liner deposition techniques known to one of ordi- 55 flowable silicon oxide (FSiOx) layer. In some em

of the insulating layer 102 according to one embodiment. layer 701 is an interlayer dielectric (ILD). In some embodi-
FIG. 5B is a perspective view of the electronic device 60 ments, insulating layer 701 is a low-k dielect FIG. 5B is a perspective view of the electronic device ω ments, insulating layer 701 is a low-k dielectric that structure shown in FIG. 5A. In some embodiments, the includes, but is not limited to, materials such as, e structure shown in FIG. 5A. In some embodiments, the portions of the seed gapfill layer 401 are removed using one portions of the seed gapfill layer 401 are removed using one dioxide, silicon oxide, a carbon based material, e.g., a
of the chemical-mechanical polishing (CMP) techniques porous carbon film, carbon doped oxide ("CDO"), e.

7 8

techniques known to one of ordinary skill in the art of extend substantially orthogonally from the top surfaces of electronic device manufacturing. the conductive lines 201. As shown in FIGS. 6A and 6B, the pillars 601 extend along the same direction as the conductive

and sidewalls of the trenches 202, as shown in FIG. 3. In some embodiments, the pillars 601 are selectively In some embodiments, liner 301 is deposited to protect the grown from the seed gapfill layer 401 on portions of th

layer 401 comprises is a tungsten (W) seed gapfill layer. through the gaps 603 on the portions of the insulating layer
In some embodiments, the seed gapfill layer 401 is 102 and liner 301 between the pillars 601.

nary skill in the art of microelectronic device manufacturing. insulating layer 701 is an oxide layer, e.g., silicon dioxide,
FIG. 5A is a view 500 similar to FIG. 4, after portions of or any other electrically insulating known to one of ordinary skill in the art of microelectronic carbon doped silicon dioxide, porous silicon dioxide, porous
device manufacturing.
FIG. 6A is a view 600 similar to FIG. 5A, and FIG. 6B is any combination there FIG. 6A is a view 600 similar to FIG. 5A, and FIG. 6B is any combination thereof. In some embodiments, insulating a view 610 similar to FIG. 5B, after self-aligned selective layer 701 is a dielectric material having k-valu layer 701 is a dielectric material having k-value less than 3.

includes a dielectric material having k-value less than 2. In
some embodiments, the liner 901 is a continuous film.
some embodiments, insulating layer 701 represents one of 5 As used herein, the term "continuous" refers to the insulating layers described above with respect to insulating layer 102.

In some embodiments, insulating layer 701 is a low-k tinuous layer may have gaps or bare spots with a surface area of the film.

a view 810 similar to FIG. 7B, after an insulating layer 701 planarization process to form an even surface.

is deposited a dual damascene etch 801 is performed in the The metal 1001 can be any suitable metal. In some

in insulating layer 701. The dual damascene etch can be $_{20}$ performed by any suitable method known to those skilled in performed by any suitable method known to those skilled in containing film. Suitable metal films include, but are not the art. Briefly, a mask (not shown) is applied or positioned limited to, films including one or more of adjacent insulting layer 701 and the etch 801 is performed
through the mask. The etch 801 extends through insulating
layer 701, extending between two adjacent pillars 601. The 25 another embodiment, the metal 1001 is depos layer 701, extending between two adjacent pillars 601 . The 25 sides 802 of the etch 801 can extend up to a side of the pillar sides 802 of the etch 801 can extend up to a side of the pillar atomic layer deposition (ALD) technique. In some embodi-
601. The etch 801 removes liner 301 between the adjacent ments, the metal 1001 is deposited using one pillars 601 to expose insulating layer 102. A top view 810 techniques, such as but not limited to a CVD, PVD, MBE, shows a rectangular etch 801 in insulating layer 701 expos-
in MOCVD, spin-on, or other liner deposition te

801 a conformal liner 901 is formed in the opening formed 35 by the etch 801.

processes (e.g., during tungsten deposition, or other pro-

FIGS .12A and 12B illustrates the result of etching after cesses). In some embodiments, liner 901 is a conductive 40 mask 1101 has been applied. The side view 1101 in FIG.
liner. In another embodiment, liner 901 is a non-conductive 12A appears the same as FIG. 11A because the cha conductive liner, the liner 901 can be removed later on in a
process, as described in further detail below. In some 601 exposed. embodiments, liner 901 includes titanium nitride (TiN), 45 FIGS. 13A and 13B show side view 1300 and top view titanium (Ti), tantalum (Ta), tantalum nitride (TaN), or any 1310 after removal of the pillars 601 to leave a combination thereof. In another embodiment, liner 901 is an Removal of the pillars 601 can be done by an isotropic etch oxide, e.g., aluminum oxide (AlO), titanium oxide (TiO₂). In that can etch sideways to remove mater oxide, e.g., aluminum oxide (AlO), titanium oxide ($TiO₂$). In that can etch sideways to remove material from beneath the yet another embodiment, liner **901** is a nitride, e.g., silicon mask **1101**. The etching or re nitride (SiN). In an embodiment, the liner 901 is deposited 50 to the thickness from about 0.5 nm to about 10 nm.

atomic layer deposition (ALD) technique. In some embodi-

1301 having substantially the same shape and size of the

ments, the liner 901 is deposited using one of deposition

pillar 601. As used in this regard, the term "a ments, the liner 901 is deposited using one of deposition pillar 601. As used in this regard, the term "all of the pillar" techniques, such as but not limited to a CVD, PVD, MBE, 55 means that greater than or equal to abou techniques, such as but not limited to a CVD, PVD, MBE, 55 means that greater than or equal to about 90%, 95%, 98% or
MOCVD, spin-on, or other liner deposition techniques 99% of the pillar (by volume) is removed.

The FICE As used herein, the term comforman , or confor- 60 pound. In some embodiments, the metal nance compound
mally", refers to a layer that adheres to and uniformly covers has a different metal than the pillars 601.
e example, a conformal layer deposited by ALD in various precursor causes an exothermic reaction with the pillar

In some embodiments, insulating layer 701 is a dielectric embodiments of the disclosure would provide coverage over material having k-value in an approximate range from about the deposited region of essentially uniform thi

that reveal material underlying the deposited layer. A continuous layer may have gaps or bare spots with a surface area

interlayer dielectric to isolate one metal line from other

interlayer dielectric to isolate one metal line from other

metal lines. In some embodiments, insulating layer 701 is

deposited is a view 1000 similar to FIG. 9A

pillars 601 is referred to as a contact hole. FIG. 11A is a view 1100 similar to FIG. 10A, and FIG.
FIG. 9A is a view 900 similar to FIG. 8A, and FIG. 9B is 11B is a view 1110 similar to FIG. 10B. After deposition of a vie the M2 metal 1001, a mask 1101 is applied to cover the via
formed by metal 1001. The top view of FIG. 11B shows the the etch 801.
In some embodiments, liner 901 is deposited to protect the mask can be any suitable mask that can protect the metal In some embodiments, liner 901 is deposited to protect the mask can be any suitable mask that can protect the metal dielectric 701, pillar 601 and/or dielectric 301 from later 1001 for subsequent processes.

mask 1101. The etching or removal process can be selective for the pillar 601 material relative to the liner 301, liner 901 the thickness from about 0.5 nm to about 10 nm. and/or dielectric 701. In some embodiments, etching In some embodiments, the liner 901 is deposited using an removes substantially all of the pillar 601 leaving air gap

known to one of ordinary skill in the art of microelectronic
device manufacturing.
Liner 901 forms conformally on dielectric 701 and dielec-
tric 102. As used herein, the term "conformal", or "confor- 60 pound. In some emb

material and no plasma is present in the substrate processing ing region, the separate chamber region or remote plasma
region. No plasma excites the metal-halide precursor prior to
entering the substrate processing region

In an exemplary non-limiting process, the pillars com- 5 prise tungsten and grown by reaction with oxygen to form 1301 formed from the pillars. In some embodiments, the the tungsten oxide pillars, which may take the form of WO₃. film 1401 is deposited by a plasma enhanced p the tungsten oxide pillars, which may take the form of WO₃. film 1401 is deposited by a plasma enhanced process. In Exposure of WO₃ to WCl₆ (or possibly WCl₅) forms volatile some embodiments, the film 1401 is a no $WOC1₄$ and/or $WO₂Cl₂$ which leaves the surface until all In some embodiments, the film **1401** comprises an insulating tungsten oxide is removed. The reaction can spontaneously 10 material.
stop once the t integral number of cycles. Each cycle may remove a select-
able amount of the original tungsten film (e.g. 1 or 2 FIG. 15, system 1800 has a processing chamber 1801. A able amount of the original tungsten film (e.g. 1 or 2 FIG. 15, system 1800 has a processing chamber 1801. A monolayers).

two or more or only two different elements including a metal comprises an electrostatic chuck ("ESC"), a DC electrode element and a halogen element. The metal halide precursor embedded into the ESC, and a cooling/heating b may include only a single atom of the metal element but embodiment, pedestal 1802 acts as a moving cathode. In an multiple atoms of the same halogen element (as is the case 20 embodiment, the ESC comprises an Al₂O₃ ma for WCl₆ and WCl₅). The metal element of the metal halide or other ceramic materials known to one of ordinary skill of may include one or more of titanium, hafnium, zirconium, electronic device manufacturing. A DC pow may include one or more of titanium, hafnium, zirconium, electronic device manufacturing. A DC power supply 1804 vanadium, niobium, tantalum, chromium, molybdenum, is connected to the DC electrode of the pedestal 1802. tungsten, manganese, rhenium, technetium, iron, aluminum As shown in FIG. 15, an electronic device structure 1803 and gallium in embodiments. In some embodiments, the 25 is loaded through an opening 1808 and placed on the metal element of the metal halide has an atomic number of pedestal 1802. The electronic device structure 1803 repr 22, 23, 24, 40, 41, 42, 72, 73 or 74. In one or more sents one of the electronic device structures described above.
embodiments, the metal element comprises an element of System 1800 comprises an inlet to input one or more transition metals. The halogen element may be one of F and 30 source 1813. A plasma source 1813 comprising a shower-
Cl according to one or more embodiments. The halogen head 1814 is coupled to the processing chamber 1801 Cl according to one or more embodiments. The halogen head 1814 is coupled to the processing chamber 1801 to element may be one or more of F, Cl, Br and/or I. In some receive one or more gases 1812 to generate plasma. Plasm embodiments, the metal-and-halogen-containing precursor source 1813 is coupled to a RF source power 1810. Plasma fluorine-free. Some examples of suitable metal halide pre-
source 1813 through showerhead 1814 generates a pl fluorine-free. Some examples of suitable metal halide pre-
cursors include, but are not limited to, vanadium pentaha- 35 1815 in processing chamber 1801 from one or more process lides, tantalum pentahalides, chromium hexahalides, molyb-
denum pentahalides, molybdenum hexahalides, niobium 1815 comprises plasma particles, such as ions, electrons, pentahalides, tungsten pentahalides, tungsten hexahalides, radicals or any combination thereof. In an embodiment, and manganese tetrahalides. In some embodiments, the power source 1810 supplies power from about 50 W to abo metal halide precursors include, but are not limited to, $40\,3000$ W at a frequency from a vanadium halides, tantalum halides, chromium halides, MHz to generate plasma 1815. molybdenum halides, niobium halides, tungsten halides and/ A plasma bias power 1805 is coupled Io the pedestal 1802 or manganese halides, where the oxidation state of the metal (e.g., cathode) via a RF match 1807 to energi

greater than or equal to about 10:1, greater than or equal to
about 20:1 or greater about 20:1 or dependent at about 20:1 and in a particular
than or equal to about 20:1 or greater about 21 MHz. A plasma bias power
than or

selective, delicate and isotropic. The term "plasma-free" will embodiment, at about 60 MHz. Plasma bias power 1806 and
be used herein to describe the substrate processing region bias power 1805 are connected Io RF match 18 during application of no or essentially no plasma power to a dual frequency bias power. In an embodiment. a total bias the substrate processing region. The etchants (the metal-and-
power applied Io the pedestal 1802 is fro halogen-containing precursor) described possess energeti- 55 about 3000 W.

cally favorable etch reaction pathways which enable the As shown in FIG. 15, a pressure control system 1809 substrate processing region to be plasma-free during opera-
tions of etching metal-containing materials herein. Stated in FIG. 15, chamber 1801 has one or more exhaust outlets tions of etching metal-containing materials herein. Stated in FIG. 15, chamber 1801 has one or more exhaust outlets another way, the electron temperature in the substrate pro-
1816 Io evacuate volatile products produced du cessing region may be less than 0.5 eV, less than 0.45 eV, 60 ing in the chamber. In an embodiment, the plasma system
less than 0.4 eV, or less than 0.35 eV according to one or 1800 is an inductively coupled plasma (ICP) s taining precursor may have not been excited in any remote
plasma (CCP) system.
plasma prior to entering the substrate processing region in A control system 1817 is coupled to the chamber 1801.
embodiments. For example, if

view 1410 after blanket deposition of film 1401 . Film 1401 can be any suitable material that does not fill the air gaps

onolayers).
In some embodiments, the metal halide precursor includes 1803 is placed in processing chamber 1801. Pedestal 1802 In some embodiments, the metal halide precursor includes 1803 is placed in processing chamber 1801. Pedestal 1802 two or more or only two different elements including a metal comprises an electrostatic chuck ("ESC"), a DC embedded into the ESC, and a cooling/heating base. In an embodiment, pedestal 1802 acts as a moving cathode. In an

element can be any suitable oxidation state. In an embodiment, the plasma bias power 1805 provides a
The etch processes of some embodiments has a selectivity 45 bias power that is not greater than 1000 W at a frequency that or equal to about 25:1.
In some embodiments, there is little or no local plasma power that is not greater than 1000 W at a frequency from In some embodiments, there is little or no local plasma power that is not greater than 1000 W at a frequency from used in the etch process to make etch processes more so about 400 kHz to about 60 MHz, and in a partic power applied Io the pedestal 1802 is from about 10 W to about 3000 W.

halogen-containing precursor toward the substrate process- a memory 1820 coupled to the processor 1818. and input/

tion to control recessing first conductive lines on a first chamber to the next. The transfer chambers are thus under insulating layer on a substrate, the first conductive lines 5 vacuum and are "pumped down" under vacuum extending along a first direction on the first insulating layer. Inert gases may be present in the processing chambers or the The processor 1018 has a configuration Io control depositing transfer chambers. In some embodime The processor 1018 has a configuration Io control depositing transfer chambers. In some embodiments, an inert gas is a liner on the recessed first conductive lines. The processor used as a purge gas to remove some or all o has a configuration to control selectively growing a seed According to one or more embodiments, a purge gas is
layer on the recessed first conductive lines. The processor 10 injected at the exit of the deposition chamber t layer on the recessed first conductive lines. The processor 10 injected at the exit of the deposition chamber to prevent 1018 has a configuration to control forming pillars using the selectively grown seed layer. The proce

some of the methods as described herein and may be either 20 individually loaded into a first part of the chamber, move
software or hardware or a combination of both. The plasma
strough the chamber and are unloaded from a system 1800 may be any type of high performance process-
in the chamber. The shape of the chamber and associated
ing plasma systems known in the art, such as but not limited
conveyer system can form a straight path or curv to an etcher, a cleaner, a furnace, or any other plasma system Additionally, the processing chamber may be a carousel in
25 which multiple substrates are moved about a central axis and

According to one or more embodiments, the substrate is are exposed to deposition, etch, annealing, cleaning, etc.
bjected to processing prior to and/or after forming the processes throughout the carousel path. subjected to processing prior to and/or after forming the processes throughout the carousel path.

layer. This processing can be performed in the same cham-

buring processing, the substrate can be heated or cooled.

ber o to a separate, second chamber for further processing. The ture of the substrate support and flowing heated or cooled
substrate can be moved directly from the first chamber to the gases to the substrate surface. In some emb separate processing chamber, or it can be moved from the substrate support includes a heater/cooler which can be first chamber to one or more transfer chambers, and then controlled to change the substrate temperature condu moved to the separate processing chamber. Accordingly, the 35 In one or more embodiments, the gases (either reactive gases processing apparatus may comprise multiple chambers in or inert gases) being employed are heated or sort may be referred to as a "cluster tool" or "clustered system," and the like.

multiple chambers which perform various functions includ-
ing substrate can also be stationary or rotated during
ing substrate center-finding and orientation, degassing,
annealing, deposition and/or etching. According to o chamber and a central transfer chamber. The central transfer 45 by a small amount between exposures to different reactive or chamber may house a robot that can shuttle substrates purge gases. Rotating the substrate during between and among processing chambers and load lock continuously or in steps) may help produce a more uniform chambers. The transfer chamber is typically maintained at a deposition or etch by minimizing the effect of, for vacuum condition and provides an intermediate stage for
shuttling substrates from one chamber to another and/or to so Reference throughout this specification to "some embodi-
a load lock chamber positioned at a front end o a load lock chamber positioned at a front end of the cluster ments," "certain embodiments," "one or more embodi-
tool. Two well-known cluster tools which may be adapted ments" or "an embodiment" means that a particular fea for the present invention are the Centura® and the Endura®, structure, material, or characteristic described in connection
both available from Applied Materials, Inc., of Santa Clara, with the embodiment is included in som both available from Applied Materials, Inc., of Santa Clara, with the embodiment is included in some embodiments of Calif. However, the exact arrangement and combination of 55 the invention. Thus, the appearances of the chambers may be altered for purposes of performing specific steps of a process as described herein. Other processing steps of a process as described herein. Other processing " in some embodiments" or " in an embodiment" in various chambers which may be used include, but are not limited to, places throughout this specification are not nec chambers which may be used include, but are not limited to, places throughout this specification are not necessarily refer-
cyclical layer deposition (CLD), atomic layer deposition ring to the same embodiment of the invent (ALD), chemical vapor deposition (CVD), physical vapor 60 the particular features, structures, materials, or characteris-
deposition (PVD), etch, pre-clean, chemical clean, thermal tics may be combined in any suitable mann tion, hydroxylation and other substrate processes. By car-
 $\frac{1}{10}$ Although the invention herein has been described with

rying out processes in a chamber on a cluster tool, surface

reference to particular embodiments contamination of the substrate with atmospheric impurities 65 that these embodiments are merely illustrative of the prin-
can be avoided without oxidation prior to depositing a ciples and applications of the present invent

output devices 1821 coupled to the processor 1818 to form According to one or more embodiments, the substrate is fully self-aligned via as described herein. Ily self-aligned via as described herein. continuously under vacuum or "load lock" conditions, and is
In one embodiment, the processor 1018 has a configura-
not exposed to ambient air when being moved from one not exposed to ambient air when being moved from one chamber to the next. The transfer chambers are thus under

between the pillars. The processor **1018** has a configuration chamber.
to control removing the pillars to form air gaps (or trenches) 15 The substrate can be processed in single substrate depo-
in the second insulating lay

gases to the substrate surface. In some embodiments, the substrate support includes a heater/cooler which can be locally change the substrate temperature. In some embodi-
ments, a heater/cooler is positioned within the chamber stem," and the like.
Generally, a cluster tool is a modular system comprising 40 substrate temperature.

throughout the entire process, or the substrate can be rotated
by a small amount between exposures to different reactive or

the invention. Thus, the appearances of the phrases such as "in one or more embodiments," "in certain embodiments,"

can be avoided with prior to deposition prior to deposition prior to those skilled in the art that various modifications . It will be subsequent film .

and variations can be made to the method and apparatus of 4. The electronic device of claim 2, wherein the conformal the present invention without departing from the spirit and liner is a non-conductive liner. scope of the invention. Thus, it is intended that the present $\frac{1}{5}$. The electronic device of claim 1, further comprising a invention include modifications and variations that are second conformal liner in the contact invention include modifications and variations that are second conformal within the scope of the appended claims and their equiva- $\frac{1}{5}$ insulating layer.

-
-
- direction to one of the first conductive lines, the air gap P_1 , indium (In), un (Sn), lead (Pb), antimony (Sb), bismuth formed in the second insulating layer and in the first (Bi) , zinc (Zn), cadmium (Cd), or any comb insulating layer and extending tayer and in the lines.

1. The electronic device of claim 1, wherein the metal film

insulating layer and extending to the first conductive

1. The electronic device of cobalt (Co), molybde
-

anthanum (La).

2. The electronic device of claim 1, further comprising a $\frac{1}{25}$ and $\frac{1}{25}$ comformal liner on the first conductive lines and the first $\frac{1}{25}$ film comprises tungsten (W).

The electronic devic

3. The electronic device of claim 2, wherein the conformal mask on the metal film and the second insulation in $\frac{1}{\sqrt{1-\frac{1}{n}}}$, $\frac{1}{\sqrt{1-\frac{1}{n}}}$, $\frac{1}{\sqrt{1-\frac{1}{n}}}$, $\frac{1}{\sqrt{1-\frac{1}{n}}}$, $\frac{1}{\sqrt{1-\frac{1}{n}}}$, $\frac{1$ liner is a conductive liner.

Figure 1. The electronic device of claim 1, wherein the first

what is claimed is:

T. The electronic device of claim 1, wherein the first

T. The electronic device of claim 1, wherein the second

1. An electronic device c

1. An electronic device comprising instructure film $\frac{1}{2}$. **8.** The electronic device of claim 1, wherein the first extending along an χ direction on a first insulating conductive lines are selected from copper (Cu extending along an X direction on a first insulating conductive lines are selected from copper (Cu), ruthenium layer on a substrate, the first conductive lines recessed (Ru), nickel (Ni), cobalt (Co), chromium (Cr), below a top surface of the first insulating layer;
a second insulating layer on the first insulating layer;
a second insulating layer on the first insulating layer;
(Hf), tantalum (Ta), tungsten (W), vanadium (V), molybde-(Hf), tantalum (Ta), tungsten (W), vanadium (V), molybdenum (Mo), palladium (Pd), gold (Au), silver (Au), platinum an air gap fully self-aligned along the X direction and a Y $_{15}$ num (MO), panadium (Pd), gold (Au), silver (Au), platinum
direction to one of the first conductive lines, the circum $_{15}$ Pl, indium (In), tin (Sn), lea

lines, the second insulating layer enclosing the air gap;
and
a contact hole filled with a metal film, the contact hole
a contact hole filled with a metal film, the contact hole
a contact hole
a contact hole
a contact hol