

US010489245B2

# (12) United States Patent

Berger et al.

(54) FORCING STUCK BITS, WATERFALL BITS, SHUNT BITS AND LOW TMR BITS TO SHORT DURING TESTING AND USING ON-THE-FLY BIT FAILURE DETECTION AND BIT REDUNDANCY REMAPPING TECHNIQUES TO CORRECT THEM

(71) Applicant: SPIN TRANSFER

TECHNOLOGIES, INC., Fremont,

CA (US)

(72) Inventors: Neal Berger, Cupertino, CA (US);

Benjamin Louie, Fremont, CA (US); Mourad El-Baraji, Fremont, CA (US); Lester Crudele, Tomball, TX (US)

(73) Assignee: Spin Memory, Inc., Fremont, CA (US)

(\*) Notice: Subject to any disclaimer, the term of this

patent is extended or adjusted under 35

U.S.C. 154(b) by 0 days.

This patent is subject to a terminal dis-

claimer.

(21) Appl. No.: 15/855,886

(22) Filed: Dec. 27, 2017

(65) Prior Publication Data

US 2019/0121693 A1 Apr. 25, 2019

## Related U.S. Application Data

- (63) Continuation-in-part of application No. 15/792,672, filed on Oct. 24, 2017.
- (51) **Int. Cl. G06F 11/00** (2006.01) **G06F 11/10** (2006.01)

  (Continued)
- (52) **U.S. Cl.**CPC ...... *G06F 11/1068* (2013.01); *G11C 11/1673* (2013.01); *G11C 11/1675* (2013.01); (Continued)

(10) Patent No.: US 10,489,245 B2

(45) **Date of Patent:** \*Nov. 26, 2019

(58) Field of Classification Search

CPC .... G06F 11/14; G06F 11/142; G06F 11/1479; G06F 11/18; G06F 11/20

(Continued)

(56) References Cited

U.S. PATENT DOCUMENTS

1,000,204 A 8/1911 Alrod 4,597,487 A 7/1986 Crosby et al.

(Continued)

FOREIGN PATENT DOCUMENTS

CA 2766141 1/2011 CN 105706259 6/2016

(Continued)

OTHER PUBLICATIONS


US 7,026,672 B2, 04/2006, Grandis (withdrawn) (Continued)

Primary Examiner - Sarai E Butler

(57) ABSTRACT

A method for correcting bit defects in a memory array is disclosed. The method comprises determining, during a characterization stage, a resistance distribution for the memory array by classifying a state of each bit-cell in the memory array, wherein the memory array comprises a plurality of codewords, wherein each codeword comprises a plurality of redundant bits. Further, the method comprises determining bit-cells in the resistance distribution that are ambiguous, wherein ambiguous bit-cells have ambiguous resistances between being high or low bits. Subsequently, the method comprises forcing the ambiguous bit-cells to short circuits and replacing each short-circuited ambiguous bit-cell with a corresponding redundant bit from an associated codeword.

## 20 Claims, 12 Drawing Sheets



# US 10,489,245 B2 Page 2

(51)	Int. Cl.				6,608,776	B2	8/2003	Hidaka
()	G11C 11/16		(2006.01)		6,635,367			Igarashi et al.
					6,653,153			Doan et al.
	G11C 29/52		(2006.01)		6,654,278			Engel et al.
	G11C 29/12		(2006.01)		6,677,165			Lu et al.
	G11C 29/42		(2006.01)		6,710,984		3/2004	Yuasa et al.
	G11C 29/44		(2006.01)		6,713,195	B2	3/2004	Wang et al.
			,		6,714,444		3/2004	Huai et al.
	G11C 29/50		(2006.01)		6,731,537			Kanamori
	G11C 29/00		(2006.01)		6,744,086			Daughton et al.
(52)	U.S. Cl.				6,750,491		6/2004	Sharma et al.
(32)		0110	20/12 (2012 01). (21/	2 20/42	6,751,074		6/2004	Inomata et al.
			29/12 (2013.01); G110		6,765,824		7/2004	Kishi et al.
	(	2013.01);	G11C 29/44 (2013.01)	; <i>G11C</i>	6,772,036		8/2004	Eryurek et al.
	29/5	<b>0008</b> (201	.3.01); <i>G11C 29/52</i> (20	13.01);	6,773,515	B2		Li et al.
			0/789 (2013.01); G11C		6,777,730		8/2004	Daughton et al.
			3.01); <i>G11C 29/816</i> (20		6,785,159	B2	8/2004	Tuttle
(50)	E. 11 C.C.	•	* * * * * * * * * * * * * * * * * * * *	313.01)	6,807,091	B2	10/2004	Saito
(58)	Field of Cla				6,812,437	B2	11/2004	Levy
					6,829,161	B2	12/2004	Huai et al.
	See applicat	ion file fo	r complete search histo	ry.	6,835,423	B2	12/2004	Chen et al.
	**		•	•	6,838,740	B2	1/2005	Huai et al.
(56)		Referen	ces Cited		6,839,821	B2	1/2005	Estakhri
(30)		Referen	ees eneu		6,842,317		1/2005	
	211	PATENT	DOCUMENTS		6,842,366		1/2005	Chan
	0.5.	TAILI	DOCOMENTS		6,847,547			Albert et al.
	5 153 880 A	10/1002	Owen et al.		6,879,512		4/2005	
	5,153,880 A 5,541,868 A	7/1996			6,887,719			Lu et al.
	5,559,952 A		Fujimoto		6,888,742			Nguyen et al.
	5,629,549 A		Johnson		6,902,807			Argitia et al.
	5,640,343 A		Gallagher et al.		6,906,369			Ross et al.
	5,654,566 A		Johnson		6,920,063			Huai et al.
	5,691,936 A		Sakahima et al.		6,933,155			Albert et al.
	5,695,846 A		Lange et al.		6,936,479			Sharma
	5,695,864 A		Zlonczewski		6,938,142			Pawlowski
	5,732,016 A		Chen et al.		6,956,257			Zhu et al. Atwood et al.
	5,751,647 A		O'Toole		6,958,507			
	5,754,753 A	5/1998	Smelser		6,958,927 6,967,863		11/2005	Nguyen et al.
	5,856,897 A	1/1999	Mauri		6,980,469			Kent et al.
	5,896,252 A	4/1999	Kanai		6,984,529			Stojakovic et al.
	5,966,323 A	10/1999	Chen et al.		6,985,385			Nguyen et al.
	6,016,269 A	1/2000	Peterson et al.		6,992,359			Nguyen et al.
	6,055,179 A	4/2000	Koganei et al.		6,995,962			Saito et al.
	6,055,204 A	4/2000	Bosshart		6,996,017			Scheuerlein et al.
	6,064,948 A	5/2000			7,002,839			Kawabata et al.
	6,075,941 A	6/2000			7,005,958		2/2006	
	6,097,579 A	8/2000			7,006,371			Matsuoka
	6,112,295 A		Bhamidipati et al.		7,006,375		2/2006	Covington
	6,124,711 A		Tanaka et al.		7,009,877		3/2006	Huai et al.
	6,134,138 A		Lu et al.		7,033,126		4/2006	Van Den Berg
	6,140,838 A		Johnson		7,041,598	B2	5/2006	Sharma
	6,154,139 A		Kanai et al.		7,045,368		5/2006	Hong et al.
	6,154,349 A		Kanai et al.		7,054,119		5/2006	Sharma et al.
	6,172,902 B1 6,181,614 B1		Wegrowe et al. Aipperspach et al.		7,057,922			Fukumoto
	6,233,172 B1		Chen et al.		7,058,782			Henderson et al.
	6,233,690 B1		Choi et al.		7,095,646			Slaughter et al.
	6,243,288 B1		Ishikawa et al.		7,098,494			Pakala et al.
	6,252,798 B1		Satoh et al.		7,106,624			Huai et al.
	6,256,223 B1	7/2001			7,110,287			Huai et al.
	6,292,389 B1		Chen et al.		7,149,106			Mancoff et al.
	6,347,049 B1		Childress et al.		7,161,829			Huai et al.
	6,376,260 B1		Chen et al.		7,170,778 7,187,577			Kent et al.
	6,385,082 B1		Abraham et al.		7,187,377		3/2007	Nguyen et al.
	6,393,504 B1		Leung et al.		7,190,011			Lin et al.
	6,436,526 B1	8/2002	Odagawa et al.		7,203,129		4/2007	
	6,442,681 B1	8/2002	Ryan et al.		7,203,302		5/2007	
	6,447,935 B1	9/2002	Zhang et al.		7,218,339			Nguyen et al.
	6,458,603 B1		Kersch et al.		7,233,039			Huai et al.
	6,493,197 B2		Ito et al.		7,242,045			Nguyen et al.
	6,522,137 B1		Sun et al.		7,242,043		7/2007	Huai et al.
	6,531,339 B2		King et al.		7,243,462			Li et al.
	6,532,164 B2		Redon et al.		7,202,941		9/2007	
	6,538,918 B2		Swanson et al.		7,283,333		10/2007	
	6,545,903 B1		Savtchenko et al.					Kent et al.
	6,545,906 B1		Savtchenko et al.		7,307,876			
	6,563,681 B1		Sasaki et al.		7,313,015		1/2007	
	6,566,246 B1		deFelipe et al.		7,324,387			Bergemont et al.
	6,603,677 B2	8/2003	Redon et al.		7,324,389	DΖ	1/2008	Cernea

# US 10,489,245 B2 Page 3

(56)		Referen	nces Cited	8,279,666 B2		Dieny et al.
	D II	PATENT	DOCUMENTS	8,295,073 B2 8,295,082 B2	10/2012 10/2012	Norman Chua-Eoan
	0.5.	IMILANI	DOCOMENTS	8,296,606 B2		Blodgett
	7,335,960 B2	2/2008	Han et al.	8,334,213 B2	12/2012	
	7,351,594 B2		Bae et al.	8,345,474 B2	1/2013	
	7,352,021 B2		Bae et al.	8,349,536 B2 8,362,580 B2		Nozaki Chen et al.
	7,369,427 B2 7,372,722 B2	5/2008	Diao et al.	8,363,465 B2		Kent et al.
	7,376,006 B2		Bednorz et al.	8,374,050 B2	2/2013	Zhou et al.
	7,386,765 B2	6/2008		8,386,836 B2	2/2013	
	7,404,017 B2	7/2008		8,415,650 B2 8,416,620 B2		Greene Zheng et al.
	7,421,535 B2		Jarvis et al.	8,410,620 B2 8,422,286 B2	4/2013	Ranjan et al.
	7,436,699 B2 7,449,345 B2		Tanizaki Horng et al.	8,422,330 B2	4/2013	Hatano et al.
	7,453,719 B2		Sakimura	8,432,727 B2	4/2013	
	7,476,919 B2		Hong et al.	8,441,844 B2		El Baraji
	7,502,249 B1	3/2009		8,456,383 B2 8,456,926 B2	6/2013 6/2013	Ong et al.
	7,502,253 B2 7,508,042 B2	3/2009 3/2009		8,477,530 B2		Ranjan et al.
	7,511,985 B2	3/2009		8,492,881 B2	7/2013	Kuroiwa et al.
	7,515,458 B2		Hung et al.	8,495,432 B2		Dickens
	7,515,485 B2	4/2009		8,535,952 B2 8,539,303 B2	9/2013 9/2013	Ranjan et al.
	7,532,303 B2		Morise et al. Ogawa	8,542,524 B2		Keshtbod et al.
	7,541,117 B2 7,542,326 B2		Yoshimura	8,549,303 B2		Fifield et al.
	7,573,737 B2		Kent et al.	8,558,334 B2		Ueki et al.
	7,576,956 B2	8/2009	Huai	8,559,215 B2		Zhou et al.
	7,582,166 B2		Lampe	8,574,928 B2 8,582,353 B2	11/2013	Satoh et al.
	7,598,555 B1 7,602,000 B2		Papworth-Parkin Sun et al.	8,590,139 B2		Op DeBeeck et al.
	7,619,431 B2		DeWilde et al.	8,592,927 B2	11/2013	
	7,633,800 B2		Adusumilli et al.	8,593,868 B2	11/2013	
	7,642,612 B2		Izumi et al.	8,609,439 B2		Prejbeanu et al. Balamane
	7,660,161 B2		Van Tran	8,617,408 B2 8,625,339 B2	1/2013	
	7,663,171 B2 7,675,792 B2		Inokuchi et al. Bedeschi	8,634,232 B2	1/2014	
	7,696,551 B2	4/2010		8,667,331 B2	3/2014	
	7,733,699 B2		Roohparvar	8,687,415 B2		Parkin et al.
	7,739,559 B2		Suzuki et al.	8,705,279 B2 8,716,318 B2	4/2014 5/2014	Yoshikawa et al.
	7,773,439 B2 7,776,665 B2		Do et al. Izumi et al.	8,716,817 B2	5/2014	
	7,796,439 B2	9/2010		8,722,543 B2	5/2014	
	7,810,017 B2	10/2010		8,737,137 B1		Choy et al.
	7,821,818 B2		Dieny et al.	8,755,222 B2 8,779,410 B2		Kent et al. Sato et al.
	7,852,662 B2 7,861,141 B2	12/2010 12/2010		8,780,617 B2	7/2014	
	7,881,095 B2	2/2011		8,792,269 B1	7/2014	Abedifard
	7,911,832 B2		Kent et al.	8,802,451 B2		Malmhall
	7,916,515 B2	3/2011		8,810,974 B2 8,817,525 B2		Noel et al. Ishihara
	7,933,137 B2 *	4/2011	Dimitrov H01L 27/224	8,832,530 B2	9/2014	Pangal et al.
	7,936,595 B2	5/2011	365/105 Han et al.	8,852,760 B2	10/2014	Wang et al.
	7,936,598 B2		Zheng et al.	8,853,307 B2		Son et al.
	7,983,077 B2	7/2011	Park	8,860,156 B2		Beach et al. Tsukamoto et al.
	7,986,544 B2		Kent et al.	8,862,308 B2 8,867,258 B2	10/2014	
	8,008,095 B2 8,028,119 B2	9/2011	Assefa et al.	8,883,520 B2		Satoh et al.
	8,041,879 B2	10/2011		8,902,628 B2	12/2014	
	8,055,957 B2	11/2011		8,966,345 B2		Wilkerson
	8,058,925 B2		Rasmussen	8,987,849 B2 9,001,550 B2	3/2015 4/2015	
	8,059,460 B2 8,072,821 B2	11/2011	Jeong et al.	9,019,754 B1		Bedeschi
	8,077,496 B2	12/2011		9,019,771 B2	4/2015	Lung et al.
	8,080,365 B2	12/2011		9,025,378 B2		Tokiwa
	8,088,556 B2		Nozaki	9,026,888 B2 9,030,899 B2	5/2015 5/2015	
	8,094,480 B2		Tonomura	9,036,407 B2		Wang et al.
	8,102,701 B2 8,105,948 B2		Prejbeanu et al. Zhong et al.	9,037,312 B2	5/2015	Chew
	8,120,949 B2		Ranjan et al.	9,043,674 B2	5/2015	
	8,143,683 B2	3/2012	Wang et al.	9,070,355 B2		Gan et al.
	8,144,509 B2	3/2012		9,070,441 B2 9,076,530 B2		Otsuka et al. Gomez et al.
	8,148,970 B2 8,159,867 B2	4/2012 4/2012	Cho et al.	9,070,330 B2 9,082,888 B2		Kent et al.
	8,201,024 B2		Burger	9,104,581 B2		Fee et al.
	8,223,534 B2	7/2012	Chung	9,104,595 B2	8/2015	Sah
	8,238,149 B2		Shih et al.	9,130,155 B2		Cheputskyy et al.
	8,255,742 B2	8/2012		9,136,463 B2	9/2015	
	8,278,996 B2	10/2012	IVIIKI	9,140,747 B2	9/2015	VIIII

# US 10,489,245 B2 Page 4

(56)	Referen	nces Cited	9,865,806 B2		Choi et al. Chen et al.
U.S.	PATENT	DOCUMENTS	9,935,258 B2 10,008,662 B2	6/2018	You
0.165.620 D2	10/2015	Chin	10,026,609 B2 10,038,137 B2		Sreenivasan et al. Chuang
9,165,629 B2 9,165,787 B2	10/2015 10/2015		10,042,588 B2	8/2018	Kang
9,166,155 B2	10/2015	Deshpande	10,043,851 B1	8/2018 8/2018	
9,178,958 B2 9,189,326 B2		Lindamood Kalamatianos	10,043,967 B2 10,062,837 B2		Kim et al.
9,190,471 B2		Yi et al.	10,073,733 B1*		Jain G06F 11/1016
9,196,332 B2		Zhang et al.	10,083,730 B1 * 10,115,446 B1 *	9/2018	Worledge G11C 11/1675 Louie G11C 11/1675
9,229,806 B2 9,229,853 B2	1/2016	Mekhanik et al. Khan	10,134,988 B2		Fennimore et al.
9,231,191 B2	1/2016	Huang et al.	10,163,479 B2		Berger et al.
9,245,608 B2 9,250,990 B2		Chen et al. Motwani	10,186,614 B2 2001/0016061 A1	1/2019 8/2001	Asami Shimoda
9,250,990 B2 9,250,997 B2		Kim et al.	2002/0090533 A1	7/2002	Zhang et al.
9,251,896 B2	2/2016		2002/0105823 A1 2003/0085186 A1		Redon et al. Fujioka
9,257,483 B2 9,263,667 B1		Ishigaki Pinarbasi	2003/0085186 A1 2003/0115538 A1		Derner
9,286,186 B2	3/2016		2003/0117840 A1		Sharma et al.
9,298,552 B2	3/2016		2003/0151944 A1 2003/0197984 A1	8/2003 10/2003	Inomata et al.
9,299,412 B2 9,317,429 B2		Naeimi Ramanujan	2003/0218903 A1	11/2003	Luo
9,324,457 B2	4/2016	Takizawa	2004/0012994 A1 2004/0026369 A1	1/2004 2/2004	Slaughter et al.
9,337,412 B2 9,341,939 B1		Pinarbasi et al. Yu et al.	2004/0020309 A1 2004/0061154 A1		Huai et al.
9,342,403 B2	5/2016	Keppel et al.	2004/0094785 A1		Zhu et al.
9,349,482 B2	5/2016	Kim et al.	2004/0130936 A1 2004/0173315 A1	9/2004	Nguyen et al.
9,351,899 B2 9,362,486 B2		Bose et al. Kim et al.	2004/0257717 A1	12/2004	Sharma et al.
9,363,036 B1	6/2016	Zhang	2005/0041342 A1		Huai et al. Stojakovic et al.
9,378,817 B2 9,379,314 B2	6/2016	Kawai Park et al.	2005/0051820 A1 2005/0063222 A1		Huai et al.
9,389,954 B2		Pelley et al.	2005/0104101 A1		Sun et al.
9,396,065 B2		Webb et al.	2005/0128842 A1 2005/0136600 A1	6/2005 6/2005	
9,396,991 B2 9,401,336 B2		Arvin et al. Arvin et al.	2005/0158881 A1		Sharma
9,406,876 B2	8/2016	Pinarbasi	2005/0180202 A1		Huai et al.
9,418,721 B2 9,431,084 B2	8/2016	Bose Bose et al.	2005/0184839 A1 2005/0201023 A1		Nguyen et al. Huai et al.
9,449,720 B1	9/2016		2005/0237787 A1	10/2005	Huai et al.
9,450,180 B1		Annunziata	2005/0280058 A1 2006/0018057 A1	1/2005	Pakala et al.
9,455,013 B2 9,466,789 B2	9/2016	Wang et al.	2006/0049472 A1		Diao et al.
9,472,282 B2	10/2016	Lee	2006/0077734 A1	4/2006	
9,472,748 B2 9,484,527 B2		Kuo et al. Han et al.	2006/0087880 A1 2006/0092696 A1		Mancoff et al. Bessho
9,484,327 B2 9,488,416 B2		Fujita et al.	2006/0132990 A1	6/2006	Morise et al.
9,490,054 B2	11/2016		2006/0227465 A1 2006/0271755 A1	10/2006 11/2006	Inokuchi et al.
9,508,456 B1 9,520,128 B2	11/2016 12/2016	Bauer et al.	2007/0019337 A1	1/2007	Apalkov et al.
9,520,192 B2		Naeimi et al.	2007/0096229 A1	5/2007	Yoshikawa
9,548,116 B2 9,548,445 B2	1/2017	Roy Lee et al.	2007/0242501 A1 2008/0049488 A1	2/2008	Hung et al. Rizzo
9,553,102 B2	1/2017		2008/0079530 A1	4/2008	Weidman et al.
9,577,675 B1*		Varnica H03M 13/116 Chung	2008/0112094 A1 2008/0144376 A1	5/2008 6/2008	Kent et al.
9,583,167 B2 9,594,683 B2		Dittrich	2008/0151614 A1	6/2008	Guo
9,600,183 B2	3/2017	Tomishima et al.	2008/0259508 A2		Kent et al. Viala et al.
9,608,038 B2 9,634,237 B2		Wang et al. Lee et al.	2008/0297292 A1 2009/0046501 A1		Ranjan et al.
9,640,267 B2	5/2017	Tani	2009/0072185 A1		Raksha et al.
9,646,701 B2	5/2017		2009/0091037 A1 2009/0098413 A1		Assefa et al. Kanegae
9,652,321 B2 9,662,925 B2		Motwani Raksha et al.	2009/0146231 A1	6/2009	Kuper et al.
9,697,140 B2	7/2017	Kwok	2009/0161421 A1 2009/0209102 A1		Cho et al. Zhong et al.
9,720,616 B2 9,728,712 B2	8/2017 8/2017	Yu Kardasz et al.	2009/0209102 A1 2009/0231909 A1		Dieny et al.
9,741,926 B1	8/2017	Pinarbasi et al.	2010/0124091 A1	5/2010	Cowburn
9,772,555 B2		Park et al.	2010/0162065 A1 2010/0193891 A1		Norman Wang et al.
9,773,974 B2 9,780,300 B2		Pinarbasi et al. Zhou et al.	2010/0193891 A1 2010/0211842 A1	8/2010	
9,793,319 B2	10/2017	Gan et al.	2010/0246254 A1	9/2010	Prejbeanu et al.
9,853,006 B2		Arvin et al.	2010/0271870 A1		Zheng et al. Park et al.
9,853,206 B2 9,853,292 B2		Pinarbasi et al. Loveridge et al.	2010/0290275 A1 2011/0032645 A1		Noel et al.
9,858,976 B2	1/2018	Ikegami	2011/0058412 A1	3/2011	Zheng et al.
9,859,333 B2	1/2018	Kim et al.	2011/0061786 A1	3/2011	Mason

(56) References Cited					)122446 A1		Berger et al.
U.S. PATENT DOCUMENTS				2018/0	)122447 A1 )122448 A1 )122449 A1	5/2018	Berger et al. Berger et al. Berger et al.
2011/0089511 A1	4/2011	Keshtbod et al.		2018/0	0122450 A1	5/2018	Berger et al.
2011/0133298 A1		Chen et al. Zhou et al.			)130945 A1 )151246 A1*		Choi et al. Healy G11C 29/12
2011/0310691 A1 2011/0320696 A1		Fee et al.		2018/0	0211821 A1	7/2018	Kogler
2012/0052258 A1		Op DeBeeck et al.			)233362 A1 )233363 A1		Glodde Glodde
2012/0069649 A1 2012/0155156 A1	3/2012 6/2012	Ranjan et al. Watts			)248110 A1		Kardasz et al.
2012/0155158 A1	6/2012				0248113 A1		Pinarbasi et al.
2012/0159281 A1	6/2012				)331279 A1 )044538 A1	11/2018 2/2019	Shen Palangappa
2012/0280336 A1 2012/0181642 A1	6/2012 7/2012	Prejbeanu et al.		2015/	70 11330 111	2,2019	Tutungappa
2012/0188818 A1	7/2012	Ranjan et al.			FOREIGN	N PATE	NT DOCUMENTS
2012/0280339 A1 2012/0294078 A1		Zhang et al. Kent et al.		EP	1245	277	0/2002
2012/0299133 A1		Son et al.		FR	13452 28179		9/2003 6/2002
2013/0001506 A1		Sato et al.		FR	2832:	542	5/2003
2013/0001652 A1 2013/0021841 A1		Yoshikawa et al. Zhou et al.		FR JP	2910′ H10-0040		6/2008 1/1998
2013/0107611 A1*		Cai	G11C 11/161	JР	H11-120		4/1999
2012/02/42/4	0/2012	361 1 11 4 1	365/158	JP	H11-3523		12/1999
2013/0244344 A1 2013/0267042 A1		Malmhall et al. Satoh et al.		JP JP	2001-1958 2002-2613		7/2001 9/2002
2013/0270661 A1	10/2013	Yi et al.		JP	2002-3574		12/2002
2013/0307097 A1 2013/0336060 A1	11/2013	Yi et al. Arakawa		JP JP	2003-3184 2005-0448		11/2003 2/2005
2013/0341801 A1		Satoh et al.		JР	2005-044		6/2005
2014/0009994 A1		Parkin et al.		JP	2005-535		11/2005
2014/0042571 A1 2014/0070341 A1		Gan et al. Beach et al.		JP JP	2006128: 2008-524		5/2006 7/2008
2014/0089762 A1		Pangal et al.		JP	2009-027		2/2009
2014/0103472 A1		Kent et al.		JР		195 A	4/2009
2014/0136870 A1 2014/0151837 A1	6/2014	Breternitz et al. Rvu		JP JP	2013-012: 2014-0390		1/2013 2/2014
2014/0169085 A1	6/2014	Wang et al.		JP	56350	566	12/2014
2014/0177316 A1 2014/0217531 A1	6/2014 8/2014	Otsuka et al.		JP KR	2015-0023 9600020		1/2015 2/1996
2014/0217331 A1 2014/0252439 A1	9/2014			KR	100519		9/2003
2014/0264671 A1		Chepulskyy et al.		KR	101373		7/2009
2014/0281284 A1 2015/0023093 A1*		Block et al. Schneider C	G11C 11/1675	KR WO	10-2014-0152 2009-0806		9/2014 7/2009
2010, 0020030 111	1/2010		365/158	WO	2011-005		1/2011
2015/0056368 A1 2015/0143187 A1		Wang et al. Mateescu et al.		WO	2014-0620	581	4/2014
2015/0143187 A1 2015/0143343 A1		Weiss et al.			OTI	IED DII	DI ICATIONS
2015/0149873 A1*	5/2015	Cai I		US 201			BLICATIONS Pinarbasi (withdrawn)
2015/0154116 A1	6/2015	Dittrich et al.	714/773	Bhatti S	abpreet et al., "S	Spintroni	cs Based Random Access Memory:
2015/0194110 A1 2015/0206569 A1		Bose et al.				iay, Nov.	2107, pp. 530-548, vol. 20, No. 9,
2015/0255135 A1*	9/2015	Tran		Elsevier Helia N	aeimi, et al., "	STTRAN	1 Scaling and Retention Failure,"
2015/0279904 A1	10/2015	Pinarbasi et al.	365/158	Intel Te	chnology Journ	al, vol.	17, Issue 1, 2013, pp. 54-75 (22
2015/0311920 A1	10/2015	Wang		pages). S. Ikeda	ı, et al., "A Perr	endicula	r-Anisotropy CoFeB—MgO Mag-
2016/0087193 A1		Pinarbasi et al.	G11C 11/16	netic Tu	ınnel Junction".		Materials, vol. 9, Sep. 2010, pp.
2016/0125927 A1*	3/2010	Wei	365/148		l (4 pages).	rmally A	assisted Magnetization Reversal in
2016/0163973 A1		Pinarbasi		Submic	ron-Sized Magn	etic Thir	Films", Physical Review Letters,
2016/0218278 A1 2016/0283385 A1		Pinarbasi et al. Boyd et al.				Society,	vol. 84, No. 23, Jun. 5, 2000, pp.
2016/0285383 A1 2016/0315118 A1		Kardasz et al.			l22 (4 pages). e. et al "Analyt	ical Inve	stigation of Spin-Transfer Dynam-
2016/0378592 A1		Ikegami et al.		ics Usi:	ng a Perpendic	ular-to-P	lane Polarizer", Applied Physics
2017/0062712 A1 2017/0093439 A1		Choi et al. Motwani				ite of Phy	vsics, vol. 86, (2005), pp. 022505-1
2017/0123991 A1	5/2017	Sela et al.			05-3 (3 pages). Martens, et al.,	"Therma	lly Induced Magnetic Switching in
2017/0133104 A1		Darbari et al.		Thin Fe	erromagnetic A		NSF grants PHY-0351964 (DLS),
2017/0199459 A1 2017/0322847 A1	11/2017	Ryu et al. Park			l pages. Martens, et al.	"Magnet	ic Reversal in Nanoscropic Ferro-
2017/0329667 A1	11/2017	Hirano		magneti	c Rings", NSF g	grants PH	Y-0351964 (DLS) 2006, 23 pages.
2018/0033957 A1	2/2018	Zhang Kim et al.		"Magne	tic Technology	Spintro	nics, Media and Interface", Data
2018/0097006 A1 2018/0114589 A1		El-Baraji et al.					nts, Sep. 2010, 3 pages. c Tunnel Junction Compact Model
2018/0119278 A1	5/2018	Kornmeyer		for STT	-RAM and MeR	AM", M	laster Thesis University of Califor-
2018/0121117 A1		Berger et al.		nia, Los	Angeles, 2013.	, pp. 43.	
2018/0121355 A1 2018/0121361 A1		Berger et al. Berger et al.		* cited	by examiner		
					,		







FIG. 1










STT MRAM RESISTIVE MEMORY











О <u>О</u> Ш














FIG.11

FORCING STUCK BITS, WATERFALL BITS, SHUNT BITS AND LOW TMR BITS TO SHORT DURING TESTING AND USING ON-THE-FLY BIT FAILURE DETECTION AND BIT REDUNDANCY REMAPPING TECHNIQUES TO CORRECT THEM

# CROSS-REFERENCE TO RELATED APPLICATIONS

The present application is a Continuation-in-Part of, claims the benefit of and priority to U.S. application Ser. No. 15/792,672, filed Oct. 24, 2017, entitled "ON-THE-FLY BIT FAILURE DETECTION AND BIT REDUNDANCY REMAPPING TECHNIQUES TO CORRECT FOR FIXED BIT DEFECTS" and hereby incorporated by reference in its entirety.

#### **FIELD**

The present patent document relates generally to random access memory (RAM). More particularly, the present patent document relates to failure detection and correction operations in magnetoresistive random-access-memory ("MRAM"). The methods and devices described herein are 25 particularly useful in spin-transfer torque magnetic memory (STT-MRAM) devices.

#### BACKGROUND

Magnetoresistive random-access memory ("MRAM") is a non-volatile memory technology that stores data through magnetic storage elements. These elements are two ferromagnetic plates or electrodes that can hold a magnetic field and are separated by a non-magnetic material, such as a 35 non-magnetic metal or insulator. This structure is known as a magnetic tunnel junction ("MTJ"). FIG. 1 illustrates an exemplary MRAM cell 110 comprising a MTJ 120. In general, one of the plates has its magnetization pinned (i.e., a "reference layer" or "fixed layer" 130), meaning that this 40 layer has a higher coercivity than the other layer and requires a larger magnetic field or spin-polarized current to change the orientation of its magnetization. The second plate is typically referred to as the free layer 140 and its magnetization direction can be changed by a smaller magnetic field 45 or spin-polarized current relative to the reference layer.

MRAM devices can store information by changing the orientation of the magnetization of the free layer. In particular, based on whether the free layer is in a parallel or anti-parallel alignment relative to the reference layer, either 50 a "1" or a "0" can be stored in each MRAM cell as shown in FIG. 1. Due to the spin-polarized electron tunneling effect, the electrical resistance of the cell change due to the orientation of the magnetic fields of the two layers. The electrical resistance is typically referred to as tunnel mag- 55 netoresistance (TMR) which is a magnetoresistive effect that occurs in a MTJ. The cell's resistance will be different for the parallel and anti-parallel states and thus the cell's resistance can be used to distinguish between a "1" and a "0". One important feature of MRAM devices is that they 60 are non-volatile memory devices, since they maintain the information even when the power is off. The two plates can be sub-micron in lateral size and the magnetization direction can still be stable with respect to thermal fluctuations.

MRAM devices are considered as the next generation 65 structures for a wide range of memory applications. MRAM products based on spin torque transfer switching are already

2

making its way into large data storage devices. Spin transfer torque magnetic random access memory ("STT-MRAM"), such as the one illustrated in FIG. 1, or spin transfer switching, uses spin-aligned ("polarized") electrons to change the magnetization orientation of the free layer in the magnetic tunnel junction. In general, electrons possess a spin, a quantized number of angular momentum intrinsic to the electron. An electrical current is generally unpolarized, e.g., it consists of 50% spin up and 50% spin down electrons. 10 Passing a current though a magnetic layer polarizes electrons with the spin orientation corresponding to the magnetization direction of the magnetic layer (e.g., polarizer), thus produces a spin-polarized current. If a spin-polarized current is passed to the magnetic region of a free layer in the magnetic tunnel junction device, the electrons will transfer a portion of their spin-angular momentum to the magnetization layer to produce a torque on the magnetization of the free layer. Thus, this spin transfer torque can switch the magnetization of the free layer, which, in effect, writes either 20 a "1" or a "0" based on whether the free layer is in the parallel or anti-parallel states relative to the reference layer.

Spin transfer torque magnetic random access memory ("STT-MRAM") has an inherently stochastic write mechanism, wherein bits have certain probability of write failure on any given write cycle. The write failures are most generally random, and have a characteristic failure rate. A high write error rate (WER) may make the memory unreliable. The error rate can typically increase with age and increased use of the memory. Bit-errors can result in system crashes, but even if a bit-error does not result in a system crash, it may cause severe problems because the error can linger in the system causing incorrect calculations and multiply itself into further data. This is problematic especially in certain applications, e.g., financial, medical, automotive, etc. and is generally commercially unacceptable. The corrupted data can also propagate to storage media and grow to an extent that is difficult to diagnose and recover.

Accordingly servers and other high reliability environments have conventionally integrated Error Correcting Code (ECC) into their memory subsystems to protect against the damage caused by such errors. ECC is typically used to enhance data integrity in error-prone or high-reliability systems. Workstations and computer server platforms have buoyed their data integrity for decades by adding additional ECC channels to their data buses.

Typically ECC adds a checksum stored with the data that enables detection and/or correction of bit failures. This error correction can be implemented, for example, by widening the data-bus of the processor from 64 bits to 72 bits to accommodate an 8-bit checksum with every 64-bit word. The memory controller will typically be equipped with logic to generate ECC checksums and to verify and correct data read from the memory by using these checksums. In conventional memories using STT-MRAM error correction an error correcting code (ECC), e.g., BCH (Bose-Chaudhuri-Hocquenghem) is used to correct errors.

While conventional error correction, e.g., ECC are effective, they have certain drawbacks. For example, the error correction using ECC is not performed in real-time. In other words, the ECC correction may be performed during a read operation, but the error is not corrected as the data is written into the STT-MRAM memory cell.

Further, other conventional error correction schemes may require considerable overhead because the addresses/locations of all the bad bits in the memory chip need to be stored prior to performing the correction. The Content Addressable Memories (CAMs) required to store such addresses and

---,---,---

locations occupy significant surface area and are expensive because of the high overhead involved in saving the bit addresses/locations for all the failing bits. Storing each address of a defective bit in a CAM also acts as a limit on the number of addresses that can potentially be stored. Further, storing addresses of bad bits and then replacing them with good bits is also not an optimal scheme for STT-MRAM memories because the defect rate is typically high and too much memory would be required to store the addresses of all the bad bits. Also, this error mitigation scheme does not work for defects that are discovered on-the-fly (e.g. replacing the bad bits with good bits may have only happened at the tester phase in manufacturing).

3

Further, typically, error schemes like ECC can detect and correct errors during a read operation, but it does not write 15 the data back into the memory array. This behavior causes the error to stay resident inside the memory array across multiple accesses and may contribute to a memory failure at a later time when additional errors occur. For example, if the memory is used for longer periods of time, there is an 20 increased probability of a second failure occurring in the same 'word' as a first failure. The first failure may lie silently for years as the internal ECC logic repairs the error every time the word is read. When a second (or third or fourth . . . ) error hits the same word, the internal ECC 25 circuitry is unable to repair the word and corrupted read data is provided to the system.

Additionally, ECC is not efficient for correcting high fixed defect rates. This is particularly problematic for memories comprising STT-MRAM that typically have higher failure rates as compared to other memories. FIG. 2 illustrates the number of codewords with less than 1 bit ECC left reserved as a function of the defect rate. As seen in FIG. 2, for a 1% defect rate, using a BCH-3 ECC scheme, over a 100 words need repair. Conventionally, ECC is appropriate for applications where the defect rates are approximately 50 parts per million (ppm) or less. For memories with higher defect rates ECC and other error correction schemes become problematic. Accordingly, in memory applications comprising STT-MRAM where defect rates are higher, using only conventional error mitigation schemes like ECC results in inefficiencies.

### BRIEF SUMMARY OF THE INVENTION

Accordingly, a need exists for a system and method that provides real-time detection and correction of STT-MRAM memory cells and that does not require storing any defective bit locations. In one embodiment, the present invention provides an effective method of replacing bit defects using 50 redundant bits added to each codeword of the memory without incurring a large overhead to peripheral circuits. Rather than storing a map of the locations of the bad bits, embodiments utilize an algorithm to map bad bits of a particular codeword to the associated redundancy bits alloscated to the codeword.

In one embodiment, the present invention comprises a memory wherein multiple redundant bits are added to each codeword of the memory. In other words, each codeword of the memory comprises multiple redundant bits, e.g., 4, 6, 8 60 or more redundant bits per word. Prior to performing a write operation during memory usage, a codeword is read and any shorted (short-circuited) or open (open-circuited) bits in the codeword are mapped out on-the-fly. Any shorted or open bits in the codeword that are defective are replaced with one 65 of the redundant bits in accordance with a mapping algorithm. The write operation is then executed with the redun-

dant bits used in place of the defective bits. In other words, instead of using the defective bits, the correct data is written into one of the redundant bits for that codeword. In this way, the defects are detected and corrected in real-time using embodiments of the present invention.

In one embodiment, the redundant bits are also used to correct defective bits when performing a read operation. During a read operation, a codeword is simultaneously read and any shorted or open bits in the word are on-the-fly mapped out. The defective bits in the word are replaced using the redundant bits using the same mapping scheme or algorithm that was used in the prior write operation. It is appreciated that once the defective bits are replaced in accordance with the above technique, ECC algorithms can still be applied to the resultant word to detect and correct for transient bit errors that may exist in the data word in accordance with embodiments of the present invention.

In one embodiment, a method for correcting bit defects in a STT-MRAM memory is disclosed. The method comprises executing a read before write operation in the STT-MRAM memory, wherein the STT-MRAM memory comprises a plurality of codewords, wherein each codeword comprises a plurality of redundant bits. The read before write operation comprises reading a codeword and on-the-fly mapping defective bits in the codeword. Further, the method comprises replacing the one or more defective bits in the codeword with a corresponding one or more redundant bits and executing a write operation with corresponding redundant bits in place of the defective bits. The selection of the redundant bits to use in place of the defective bits in the codeword is performed in accordance with a defect bit mapping scheme.

In another embodiment, a method for correcting bit defects in a STT-MRAM memory is discussed. The method comprises executing a read operation in the STT-MRAM memory, wherein the STT-MRAM memory comprises a plurality of codewords, wherein each codeword comprises a plurality of redundant bits, and wherein the read operation comprises: (a) reading a codeword; and (b) mapping defective bits in the codeword. Further, the method comprises replacing the one or more defective bits in the codeword with a corresponding one or more redundant bits, wherein the defective bits are replaced with the redundant bits based on relative positions of the defective bits in accordance with a mapping scheme.

In a different embodiment, an apparatus for correcting bit defects in a STT-MRAM memory is disclosed. The apparatus comprises a controller and an STT-MRAM memory comprising a plurality of codewords, wherein each codeword comprises a plurality of redundant bits, and wherein the controller is configured to perform a write operation, wherein the write operation comprises executing a read before write operation in the STT-MRAM memory. The read before write operation comprises: (a) reading a codeword; and (b) mapping on-the-fly defective bits in the codeword to redundant bits allocated to the codewords. Further, the write operation comprises replacing the one or more defective bits in the codeword with a corresponding one or more redundant bits and executing a write operation with corresponding redundant bits in place of the defective bits.

Embodiments of the present invention include any of the above described embodiments in combination with performing ECC error correction on the read data word to defect and correct for transient errors therein.

In one embodiment, a method for correcting bit defects in a memory array is disclosed. The method comprises determining, during a characterization stage, a resistance distri-

4

bution for the memory array by classifying a state of each bit-cell in the memory array, wherein the memory array comprises a plurality of codewords, wherein each codeword comprises a plurality of redundant bits. The method further comprises determining bit-cells of the resistance distribution 5 that are ambiguous, wherein ambiguous bit-cells have ambiguous resistances. Further, the method comprises forcing the ambiguous bit-cells to short circuits and replacing each short-circuited ambiguous bit-cell with a corresponding redundant bit from an associated codeword.

In another embodiment, an apparatus for correcting bit defects is disclosed. The apparatus comprises a processor and a memory array comprising a plurality of codewords, wherein each codeword comprises a respective plurality of redundant bits. Further, the processor is configured to: (a) 15 determine, during a characterization stage, a resistance distribution for the memory array by classifying a state of each bit-cell in the memory array; (b) determine bit-cells of the resistance distribution that are ambiguous, wherein ambiguous bit-cells have ambiguous resistances; (c) force the 20 ambiguous bit-cells to short circuits; and (d) replace each short-circuited ambiguous bit-cell with a corresponding redundant bit from an associated codeword.

In a different embodiment, a method for correcting bit determining, during a characterization stage, a resistance distribution for a memory array by classifying a state of each bit-cell in the memory array, wherein the memory array comprises a plurality of codewords, wherein each codeword comprises a plurality of redundant bit-cells. Further, the 30 method comprises determining bit-cells of the resistance distribution that are defective. The method also comprises forcing defective bit-cells to short circuits and replacing each short-circuited defective bit-cell with a corresponding redundant bit-cell from an associated codeword.

The following detailed description together with the accompanying drawings will provide a better understanding of the nature and advantages of the present invention.

### BRIEF DESCRIPTION OF THE DRAWINGS

Embodiments of the present invention are illustrated by way of example, and not by way of limitation, in the figures of the accompanying drawings and in which like reference numerals refer to similar elements.

- FIG. 1 illustrates an exemplary MRAM cell comprising a magnetic-tunnel-junction.
- FIG. 2 illustrates the number of codewords with less than 1 bit ECC left reserved as a function of the defect rate.
- FIG. 3 illustrates the manner in which redundant bits are 50 mapped to defective bits in accordance with an embodiment of the present invention.
- FIG. 4 graphically illustrates the distribution of the resistance states across an STT-MRAM chip array.
- FIG. 5 illustrates the behavior of the defect rate in a 55 memory chip as more redundant bits per word are added in accordance with an embodiment of the present invention.
- FIG. 6 illustrates the manner in which a malfunction can occur if a bit shorts during a read operation in accordance with an embodiment of the present invention.

60

- FIG. 7A graphically illustrates the manner in which the distribution of the resistance states across an STT-MRAM chip array wherein there is overlap between the high and low resistance states.
- FIG. 7B graphically illustrates the manner in which the 65 distribution of the resistance states across an STT-MRAM chip array changes by shorting marginal TMR bits or by

reducing TMR requirements for the sense amplifiers in accordance with embodiments of the present invention.

- FIG. 8A shows a flowchart of an exemplary method for correcting bit defects in a STT-MRAM memory array during a write operation in accordance with embodiments of the present invention.
- FIG. 8B shows a flowchart of an exemplary method for correcting bit defects in a STT-MRAM memory array during a read operation in accordance with embodiments of the present invention.
- FIG. 9 illustrates an apparatus for correcting bit defects in a STT-MRAM memory array in accordance with embodiments of the present invention.
- FIG. 10 shows a flowchart 1010 of an exemplary method for correcting bit defects in a STT-MRAM memory array in accordance with embodiments of the present invention.
- FIG. 11 shows a flowchart 1110 of another exemplary method for correcting bit defects in a STT-MRAM memory array in accordance with embodiments of the present invention.

## DETAILED DESCRIPTION OF THE INVENTION

Reference will now be made in detail to the various defects in a memory is disclosed. The method comprises 25 embodiments of the present disclosure, examples of which are illustrated in the accompanying drawings. While described in conjunction with these embodiments, it will be understood that they are not intended to limit the disclosure to these embodiments. On the contrary, the disclosure is intended to cover alternatives, modifications and equivalents, which may be included within the spirit and scope of the disclosure as defined by the appended claims. Furthermore, in the following detailed description of the present disclosure, numerous specific details are set forth in order to provide a thorough understanding of the present disclosure. However, it will be understood that the present disclosure may be practiced without these specific details. In other instances, well-known methods, procedures, components, and circuits have not been described in detail so as not to unnecessarily obscure aspects of the present disclosure.

> Some portions of the detailed descriptions that follow are presented in terms of procedures, logic blocks, processing, and other symbolic representations of operations on data bits within a computer memory. These descriptions and representations are the means used by those skilled in the data processing arts to most effectively convey the substance of their work to others skilled in the art. In the present application, a procedure, logic block, process, or the like, is conceived to be a self-consistent sequence of steps or instructions leading to a desired result. The steps are those utilizing physical manipulations of physical quantities. Usually, although not necessarily, these quantities take the form of electrical or magnetic signals capable of being stored, transferred, combined, compared, and otherwise manipulated in a computer system. It has proven convenient at times, principally for reasons of common usage, to refer to these signals as transactions, bits, values, elements, symbols, characters, samples, pixels, or the like.

Forcing Stuck Bits, Waterfall Bits, Shunt Bits and Low TMR Bits to Short During Testing and Using On-The-Fly Bit Failure Detection And Bit Redundancy Remapping Techniques to Correct Them

Embodiments of the present invention provide real-time detection and correction of MRAM memory cells, and in

particular, STT-MRAM cells. In one embodiment, the present invention provides an effective method of replacing defects using redundant bits added to each codeword of the memory without incurring a large overhead to peripheral circuits.

As used herein, the term "data word" shall apply to the informational bits that are to be written to a memory cell or read from a memory cell. The term "codeword" shall apply to the memory storage elements that store the data word. The term "redundant bits" shall apply to additional memory storage elements that each codeword is supplemented with to store the correct state for defective bits within the associated codeword.

As explained above, conventional methods of error correction have shortcomings that make them less efficient 15 especially when addressing higher error rates for STT-MRAM. For example, the error correction may not be performed in real time. Further, the error correction scheme may be able to detect and correct errors during a read operation, but it does not write the correct data back into the 20 memory array. This behavior causes the error to stay resident inside the memory array across multiple accesses and may contribute to a memory failure at a later time when additional errors occur.

Additionally, conventional error correction schemes are 25 not efficient for correcting high fixed defect rates. This is particularly problematic for memories comprising STT-MRAM that typically have higher failure rates as compared to other memories. One reason conventional schemes are inefficient for correcting high defect rates is because of the 30 high overhead required to store addresses of all the defective bit locations. Accordingly, as described above, conventional defective bit mapping and replacement schemes consume a significant amount of space, power and speed. With the defect rates of STT-MRAM, the overhead associated with 35 storing addresses for all the defective bit locations would be prohibitively high.

In order to address the shortcomings of conventional error correction schemes, embodiments of the present invention comprise a memory wherein multiple redundant bits are 40 added to each codeword of the memory. In other words, each codeword of the memory comprises multiple redundant bits, e.g., 4, 6, 8 or more redundant bits per word.

FIG. 3 illustrates the manner in which redundant bits are mapped to defective bits in accordance with an embodiment 45 of the present invention. FIG. 3 illustrates an exemplary word 300 that comprises 4 defective bits, namely, bit 330 (short circuit), bit 331 (short circuit), bit 332 (open circuit) and bit 333 (short circuit). Note that embodiments of the present invention are particularly suited for correcting 50 defects related to open circuits ("opens") and short circuits ("shorts"), e.g., defective bits. For example, short circuited bits are a common occurrence in MRAMs and, accordingly, embodiments of the present invention provide an effective way for curing bit defects related to short circuits. Codeword 55 300 also comprises 4 redundant bits, R1, R2, R3 and R4 associated with codeword 300. Typically, each codeword in the memory will comprise the same number of additional redundant bits.

Prior to performing a write operation to a codeword, 60 embodiments of the present invention would first read the codeword on which the write operation is to be performed. For example, the reading may be in accordance with a read-before-write (RBW) operation. Accordingly, codeword 300 is read and the shorted (short-circuited) or open (open-circuited) bits in the codeword are mapped out. In other words, the read operation maps out the locations of the

8

defective bits 330, 331, 332 and 333 on-the-fly. Note that the mapping of the defective bits is conducted simultaneously with the read operation. In one embodiment, the mapping may be performed substantially simultaneously with the read operation, e.g., in the same cycle with a slight delay or in a subsequent cycle.

The defective bits can be identified by their resistance which is detected by sense amplifiers used during the read. The codeword is read and the mapping of the defective bits is done simultaneously to avoid paying a time penalty. Further, note that performing a read before the write is advantageous because the read cycle can be used to determine which bits need to change when performing the write. Accordingly, a power savings can also result from only writing the bits in a codeword that need to change. In other words, during the write cycle, only the bits that need to change will be flipped.

Note that in rare instances it may not be efficient to perform a read prior to a write. In such cases, the mapping scheme that was determined in a prior read cycle may, in one embodiment, be used to perform the write operation (without conducting an immediately preceding read), e.g., where the last read was performed for the same location prior to attempting a write operation.

In one embodiment, a verify operation is performed after the write to ensure that no endurance fails happened during the write. If an endurance failure, e.g., a bit shorting during the write operation, etc. occurs during the write operation, it will trigger a failure during the verify operation. In other words, it will signal that the write operation failed.

The shorted or open bits in the codeword, namely bits 330-333, are subsequently replaced with one of the redundant bits in accordance with a mapping scheme 375. In other words, the defective bits are swapped out with the redundant bits. In one embodiment, a multiplexer network is used to perform this swapping operation. In one embodiment, one multiplexer network per bank of sense amplifiers would be required to implement this scheme.

In one embodiment, in the mapping scheme 375, the redundant bits are mapped to the defective bits on the basis of relative positions of the defect. In other words, the first redundant bit (the left-most bit R1 in FIG. 3) gets mapped to the earliest defective bit in codeword 300 (bit 330 in FIG. 3). The second redundant bit R2 will get mapped to the second defective bit in codeword 300 (bit 331). Similarly, redundant bit R3 gets mapped to bit 332 while redundant bit R4 gets mapped to bit 333. Another relatively simple mapping scheme would map the redundant bits to the defective bit in a right to left orientation. For example, bit R4 would be mapped to shorted bit 330, bit R3 would be mapped to shorted bit 331, bit R2 would be mapped to open bit 332 and bit R1 will be mapped to shorted bit 333. Because of the relative simplicity of these mapping schemes, they do not require storing any complex algorithms within the memory chip. Note, however, that some logic in the memory chip may need to be dedicated to implement even a simple mapping scheme.

In other embodiments, other replacement schemes or algorithms for mapping redundant bits to the defective bits can also be used to improve efficiency. Such schemes would be more complex than simply mapping bits on the basis of relative positions of the defects and may require programming and storing a corresponding algorithm into the memory chip. In some embodiments, however, the replacement scheme may be simpler schemes that can be implemented with additional logic.

Subsequently, the write operation is then executed with the redundant bits used in place of the defective bits to receive the write data. In other words, instead of using the defective bits, the correct data is written into one of the redundant bits for that codeword. Further, in order to save 5 power, the write is disabled for the defective bits. In other words, the write operation does not attempt to write to the defective bits. In this way, the defects are advantageously detected and corrected in real-time using embodiments of the present invention. The local bit redundancy scheme 10 advantageously replaces defects at the bit level in real-time without incurring a large overhead in peripheral circuits. Unlike prior error correction schemes that incurred a significant overhead as a result of needing to store defective bit addresses to correct at a later time, embodiments of the 15 present invention advantageously correct bit defects in memory without the need for storing any defective bit addressees. Further, unlike prior error mitigation schemes that would perform detection and correction procedures the present invention perform detection and correction of errors in real-time (or in situ).

In one embodiment, the RBW operation is performed simultaneously or partially simultaneously with the write operation in order to decrease the overall length of the write 25 operation.

Embodiments of the present invention also advantageously mitigate errors in the memory chip over the lifetime of the chip. In other words, the error correction scheme is not merely limited to a particular duration of time, e.g., during 30 testing of the chip. If a bit in the memory fails after the chip has already shipped and is in use by an end user, the error mitigation scheme will detect the defective bit during a pre-read for a write operation (or a verify operation) and replace the defective bit in the word with a redundant bit. In 35 other words, the error correction scheme of the present invention can detect defective bits on-the-fly over the lifetime of the chip and replace the defective bits with redundant bits (provided there are redundant bits remaining). Note, that it is not uncommon for bits to be shorted out over the 40 lifetime of an MRAM chip. Accordingly, it is advantageous to have an error correction scheme that accommodates defects that develop over time in a chip. If a newly discovered defective bit is present, then the mapping scheme will remap the redundant bits to the defective bits in accordance 45 with the mapping scheme.

By comparison, conventional redundancy schemes store information regarding the locations of the defective bits in CAMs and find and replace the defective portions of the memory only during the testing process. Embodiments of 50 the present invention perform correction over the lifetime of the chip without storing any such locations/addresses of the defective bits. Further, the correction of the present embodiment is performed on-the-fly at read and write speeds. Replacing defective bits over the lifetime of the chip with 55 functional redundant bits also increases the lifetime of the chip. For example, if a bit is shorted after the memory chip has already been shipped, it will simply be replaced by a heretofore unused redundant bit. Accordingly, the lifetime of the chip is increased because a new redundant bit replaces an 60 older bit which became defective during use.

In one embodiment, the redundant bits are also used to correct defective bits when performing a read operation in accordance with a mapping scheme. During a read operation, a codeword is simultaneously read and any shorted or 65 open bits in the word are mapped out based on their resistance. The defective bits in the word are replaced using

10

the redundant bits using the same mapping scheme that was used in the prior write operation in order to determine the data word to be read out. Note that in order to speed up the read operation, both the codeword is simultaneously read and any mapping of shorted and open bits is performed at the same time. If speed is not a consideration, then, in one embodiment, the reading of the codewords and the mapping of the defective bits can be separate operations.

In one embodiment, if a codeword uses up its allocation of redundant bits, it may borrow redundant bits from neighboring words. For example, if 4 redundant bits are allocated per codeword and if a word has more than 4 defective bits, in one embodiment, it may be possible for the codeword to borrow vacant redundant bits from neighboring codewords. This may be possible, for example, if multiple words can be read simultaneously (or in the same cycle). In such cases, redundant bits may be borrowed from other words that are read in the same cycle.

FIG. 4 graphically illustrates the distribution of the resisduring the testing process prior to shipping, embodiments of 20 tance states across an STT-MRAM chip array. This is a resistance distribution. As discussed above, MRAM devices store information by changing the orientation of the magnetization of the free layer. In particular, based on whether the free layer is in a parallel or anti-parallel alignment relative to the reference layer, either a "1" or a "0" can be stored in each MRAM cell as shown in FIG. 1. Due to the spin-polarized electron tunneling effect, the electrical resistance of the cell change due to the orientation of the magnetic fields of the two layers. The cell's resistance will be different for the parallel and anti-parallel states and thus the cell's resistance can be used to distinguish between a "1" and a "0". Typically, if the free layer is in parallel alignment relative to the reference layer (low resistance state, Rlow 535), this is considered to mean "1" while if alignment is anti-parallel the resistance will be higher (high resistance state, R-high 540) and this means "0."

> As seen in FIG. 4, memory cells in the STT-MRAM chip array be distributed so that the cells can typically have one of four resistance states: R-high 540, R-low 535, R-open 545 or R-short 530. Defective bits that are short-circuited (and correspond to R-short 530) or open-circuited (and correspond to R-open 545) can be identified because their resistance will either be significantly lower (in the case of R-short) or higher (in the case of R-open) than the typical resistances of the R-low and R-high states respectively.

> In one embodiment, in order for the additional states R-open and R-short to be identified during a typical STT-MRAM read operation, additional sense amplifiers are incorporated into the memory chip to perform the resistance measurements. A sense amplifier is one of the elements which make up the circuitry on a memory chip and are well known. A sense amplifier is part of the read circuitry that is used when data is read from the memory; its role is to sense the low power signals from a bit-line that represents a data bit (1 or 0) stored in a memory cell, and amplify the small voltage swing to recognizable logic levels so the data can be interpreted properly by logic outside the memory.

> Conventionally, there is one sense amplifier for each column of memory cells, so there are usually hundreds or thousands of identical sense amplifiers on a modern memory chip. However, in conventional memories, the sense amplifiers may only have a single sense reference. In other words, the sense amplifiers in conventional memories may only be able to distinguish between a "1" and a "0".

Embodiments of the present invention, however, require sensing of additional states (namely R-open and R-short) and, therefore, may require additional sense amplifiers for

each column of memory cells so that during a read operation, all four states can be distinguished from each other. As discussed in connection with FIG. 3, a read operation needs to read the bits in the codeword and map out all the defective bits within the codeword. In order for the read operation to 5 distinguish between the four potential states (namely, a "1", a "0", a short circuit and an open circuit), additional sense amplifiers are incorporated in the circuitry for the memory chip. Accordingly, with the additional sense amplifiers, multiple sense points, e.g., sense points 432, 431 and 433 10 may be detected. To detect the additional sense points, embodiments of the present invention may, for example, require two different extra sense amplifiers per bit (or per column, depending on the structure of the memory). Note that sense point or sense reference 431 can be determined 15 using a simple calculation: ((R-high+R-low)/2).

The various reference points (e.g., 431, 432 and 433) can be set simultaneously so that during a read cycle, the different states can be mapped out at the same time. Alternatively, if time is not a constraint, the different reference 20 points can be set serially so that the detection of the various states is done serially.

FIG. 5 illustrates the behavior of the defect rate in a memory chip as more redundant bits per word are added in accordance with an embodiment of the present invention. In 25 FIG. 5, "F" represents the number of redundant bits added per code word. As seen in FIG. 5, when F=4 (each code word has 4 redundant bits), the defect rate falls lower than 10<sup>-10</sup>. With additional redundant bits, e.g., 6 bits, the defect rate falls lower than 10<sup>-15</sup> but there will be a trade-off between 30 a low defect rate and efficiency with increasing number of redundant bits because processing a higher number of redundant bits takes longer.

In one embodiment, the redundant bits of the present invention can be combined with other error mitigation 35 schemes to further reduce defect rates. For example, a hybrid scheme may utilize both redundant bits and BCH2 or BCH3 error correction. For example BCH2 can be combined with redundant bits so that each word in the memory comprises 32 data-bits, 12 parity bits for BCH2 and 6 40 redundant bits. Bit redundancy is used to correct any word that has a defect in it. BCH2 error correction is then used to correct data words which are not completely cleaned up by bit redundancy. The hybrid schemes are also effective because using an ECC scheme, e.g., BCH2, BCH3, Reed 45 Solomon, Hamming code and Low Density Parity Check (LDPC), etc. in conjunction with redundant bits may be able to correct for errors, e.g., write errors, data retention failures, transient errors, etc. that cannot be cleaned up using only redundant bits. Accordingly, while redundant bits may be 50 effective at correcting for hard defects within a codeword, the error correction process can be supplemented with an ECC scheme to correct for other types of errors, e.g., transient errors that are not caused by hard defects. The ECC scheme will typically be applied to a data word after the 55 redundant bit replacement scheme has already been implemented to replace bit defects in the corresponding codeword with corresponding redundant bits. Further, instead of using an expensive type of ECC, e.g., a 4-bit ECC exclusively to correct for errors, embodiments of the present invention 60 supplement the redundant bit scheme with a less expensive type of ECC, e.g., a 2-bit to achieve the same or better results than a prohibitively expensive ECC. In other words, combining the inclusion of redundant bits with other redundancy schemes (e.g., ECC) results in power, time and space 65 savings because less complex redundancy schemes need to be employed.

12

A typical STT-MRAM may contain certain memory cells that may not clearly fall within any of the states illustrated in FIG. 4. In other words, the resistance of certain STT-MRAM cells may be ambiguous preventing them from being easily classified as either a high, low, short or open. For example, if the resistance of a cell is in close proximity to any of the sense points, e.g., points 432, 432 or 433, it may be difficult to classify the state of that cell. Such defects, which are neither shorts nor open circuits, are not detectable during user read or verify operations. Examples of such defects include stuck bits, waterfalls, shunts and low tunnel magnetoresistance (TMR) bits.

In one embodiment of the present invention, all cells with resistances that cannot be easily classified are converted or forced into short circuited cells during the testing or characterization stage. Shorting such problematic bits allows them to be replaced by redundant bits, thereby, precluding them from being corrected using a more expensive ECC process. In one embodiment, during the testing phase, a test algorithm is executed that determines the number of such bits and converts them into shorts.

For example, there may be certain shunted bits in the region between Rlow 535 and Rshort 530. These bits are not short circuits, however, they are also not completely functional bits. As a result of certain process anomalies, these bits may not be capable of a full swing between Rhigh and Rlow. In other words, while the bits may exhibit some switching behavior, they are not capable of exhibiting a full TMR swing in a way that the sense amplifier can clearly distinguish between the two states of the bit and classify them as either Rhigh or Rlow. In one embodiment, the shunted bits are shorted out so that they can be replaced by a corresponding redundant bit.

In certain cases, there may be defective bits that skew the WER of the MRAM device. For example, in the case of magnetic defects, there may be cases where certain bits have a defect rate that are much higher than the other bits in the MRAM device. One bit in the memory may, for example, have a high defect rate of  $10^{-5}$  while other bits in the same device have an average defect rate of  $10^{-6}$ . In order to prevent the bits with the high defect rate from skewing the WER, in one embodiment, these bits can be shorted out and replaced with redundant bits, e.g., during memory operation.

By way of further example, certain bits may be classified as waterfall bits. These bits are typically stuck bits that do not switch at all either because of a process or magnetic defect. They may be either stuck high or stuck low. These bits may be found in the middle of the distribution, e.g., either in the middle of the Rlow distribution 535 or the middle of the Rhigh distribution 540. Low TMR bits may exhibit the same behavior as waterfall bits. In other words, low TMR bits may also be either stuck high or stuck low. Low TMR bits can also be caused by either a magnetic or process defect. In one embodiment, the waterfall or low TMR bits are shorted out so that they can be replaced by a corresponding redundant bit.

One of the metrics monitored for the bits in an MRAM device is retention. The retention of the bit is related to the stability of the bit. Retention relates to the amount of time that a bit will retain its data. The bits in a memory device may have a retention distribution. Some bits, for example, may retain their data for several hours while some may only retain their information for under an hour. A given application for an MRAM device may, however, require a minimum retention period. For example, a given application may require a minimum retention period of an hour. In one embodiment, all bits that have retention rates below an hour

can then be shorted out and replaced by redundant bits. In other words, bits that do not meet the requirements of a particular application can be blown out of the distribution and replaced by the redundant bits.

Typically, bits in a STT-MRAM memory chip will short 5 during a write operation because of the higher voltage employed during a write operation (as compared to a read operation). In certain unlikely instances if a bit shorts during a read operation while the mapping of the defective bits is being performed, it can cause the replacement scheme to 10 malfunction.

FIG. 6 illustrates the manner in which a malfunction can occur if a bit shorts during a read operation in accordance with an embodiment of the present invention. If a defect, e.g., a short 650 appears during a read operation that was not 15 present during an earlier write operation, then all the redundant bits 660-663 can get incorrectly assigned especially if a simple replacement scheme is being followed, e.g., a left to right or right to left replacement scheme based on the relative positions of the defects. For example, if a simple left 20 to right replacement scheme is being followed, then a short 650 that appears during a read operation (but was not present when the data was written) may incorrectly be mapped to redundant bit R1 660. This would result in all the following redundant bits also being incorrectly assigned, e.g., R2 661 25 would be incorrectly assigned to bit 630 (instead of 631), R3 662 would be incorrectly assigned to bit 631 (instead of 632) and so forth.

To reduce the impact of this issue, a more complex replacement scheme, e.g., replacement scheme 375 can be 30 programmed into the memory chip. As mentioned above, in some embodiments, other replacement schemes or algorithms for mapping redundant bits to the defective bits can also be used to improve efficiency. Such schemes would be more complex than simply mapping bits on the basis of 35 relative positions of the defects and would likely require programming and storing a corresponding algorithm into the memory chip. However, more complex schemes would prevent against problems created as a result of the rare circumstance of a bit shorting during a read operation.

In one embodiment, the replacement scheme may alternate between a left-to-right scheme and a right-to-left scheme. Such a scheme would prevent against all the redundant bits getting misassigned in the case of a bit failure during a read operation. For example, if bit 650 shorts during 45 a read operation, in a scheme that alternates, redundant bit R1 660 would be misassigned to bit 650. However, if the scheme alternates, then redundant bit R4 663 would be swapped with the right-most bit in the codeword, which in this case is, bit 634. Accordingly, instead of all 4 redundant 50 bits being misassigned, only 2 end up being misassigned in a scheme that alternates between the two replacement schemes.

In another embodiment, the replacement scheme may restrict the allocation of redundant bits to designated portions of the code word. For example, for a 32 bit codeword, redundant bit R1 660 may be restricted to defects appearing in the first 8 bits of the codeword, R2 661 may be restricted to defects appearing in the next 8 bits of the codeword, and so forth. While this scheme is effective in restricting the 60 number of redundant bits that may potentially be misaligned if a bit shorts during the read operation, it may be problematic if all the defective bits are lumped together in one of the 8 bit sections.

Similar to a bit shorting during a read operation, it is 65 possible that a bit may short during a write operation after the redundant bits have already been mapped out during the

14

pre-write read operation. To mitigate against this, typically embodiments of the present invention will perform a verify operation following the write. In other words, a write-verify (which effectively is the same as a 'read' operation) can be performed to make sure no bits shorted or otherwise malfunctioned during the write operation. If a malfunction is detected during the verify operation, the entire write operation is performed again (which may include the pre-write read operation for mapping out the redundant bits).

In one embodiment, a verify operation occurs after the re-write also. In another embodiment, if the verify operation fails, the data word is entered into an error cache (or dynamic redundancy register) where it is stored for correcting at a later time. Examples of functionality that enables monitoring performance of a client device are described in U.S. patent application Ser. No. 15/277,799, entitled "DEVICE WITH DYNAMIC REDUNDANCY REGISTERS", filed on 27 Sep. 2016, and which is hereby incorporated by reference in its entirety for all purposes.

If the data word needs to be accessed prior to fixing the malfunction, it is read directly from the cache. In one embodiment, a verify operation occurs after the write to error buffer to ensure that the proper information was written to the error buffer.

In one embodiment, in order to improve read speed, the bit-cell resistance distribution can be cleaned up by shorting marginal TMR bits or by reducing TMR requirements for the sense amplifiers. FIG. 7A graphically illustrates the manner in which the distribution of the resistance states across an STT-MRAM chip array wherein there is overlap between the high and low resistance states. As shown in FIG. 7A, the bit-cell resistance distribution comprises region 620, wherein certain bit-cells in the array have resistances that fall in the region 620. This region is also known as the "margin area." The margin area is typically a bandwidth of resistances centered around reference point 631, wherein a sense amplifier will not be able to accurately distinguish a resistance within the margin area as either Rhigh or Rlow. In other words, typically, bit-cells with resistances that fall within margin area 620 (either directly in the region overlapping the R-low 622 and R-high curves 624 or in close proximity to the overlap region) will likely not be read accurately by a sense amplifier at high speeds. The width of margin area 620 depends on the speed of the sense amplifier. A sense amplifier will typically be unable to discern between a "1" or a "0" for STT-MRAM cells when the bit-cell resistances are within region 620. Such bits are unreliable because they may be detected as either a "0" or "1". In order to avoid the overhead of having an ECC process clean up such ambiguous bits, in one embodiment, all bit-cells with resistances that fall in the overlap region 620 are shorted out.

In one embodiment, the margin area 620 is determined by characterizing the sense amplifier. The width of the margin area is dependent on the speed of the sense amplifier. Characterizing the sense amplifier comprises moving the sense amplifier reference point to the left to determine the Margin High reference point 691. After establishing the Margin High reference point 691, the bits with resistance values higher than the reference point 691 are determined. Subsequently, the sense amplifier reference point is moved to the right to determine the Margin Low reference point 692. After establishing the Margin Low reference point 692, the bits with resistance values lower than the reference point 692 are determined. Thereafter, an XOR is performed between the two sets of results to establish the bits with resistance values that lie between the Margin High reference point 691 and Margin Low reference point 692. The margin

bits in between the two reference points can then be shorted out and pushed towards the R-short distribution **695**.

FIG. 7B graphically illustrates the manner in which the distribution of the resistance states across an STT-MRAM chip array changes by shorting marginal TMR bits or by 5 reducing TMR requirements for the sense amplifiers in accordance with embodiments of the present invention. When unreliable bits in region 620 are shorted out, the R-low 682 and R-high 684 curves move further apart to where there is no overlapping region anymore. In other 10 words, the sense amplifier window is opened up so a stringent sense amplifier is no longer required to distinguish between a "1" or "0" for ambiguous bits. More stringent sense amplifiers typically require more power and longer evaluation times, so by shorting out the ambiguous bits, the 15 chip conserves power. Further, all the shorted bits can now be corrected by using the redundant bit replacement scheme rather than using costly ECC procedures. And because each codeword in the memory comprises at least 4 redundant bits, it is unlikely that any single codeword will have more than 20 4 bits shorted out during the process of cleaning up the sense amplifier window.

In one embodiment, the redundant bit replacement scheme of the present invention also results in higher tolerance for write endurance failures. Typically with 25 MRAM, driving the cells at higher voltages at higher speeds results in lower endurance levels. With the bit replacement scheme of the present invention, lower endurance levels can be tolerated because each code word has multiple redundant bits to replace any defective bits. Accordingly, the chip can 30 be allowed to operate at a higher voltage because statistically the error rates do not surpass a critical threshold as a result of the multiple redundant bits being used to replace any defects occurring on the fly. Further, because embodiments of the present invention can be used to correct bit 35 defects over the lifetime of the chip, there is no time limit on the efficacy of the scheme.

FIG. 8A shows a flowchart 800 of an exemplary method for correcting bit defects in a STT-MRAM memory array during a write operation in accordance with embodiments of 40 the present invention.

At step 801, a data word to be written into memory is accessed in accordance with a write operation command. The data word is passed to an ECC hash function, e.g., to determine a checksum.

At step **802**, a read-before-write operation is executed on the STT-MRAM memory array, wherein the STT-MRAM memory comprises a plurality of codewords. Further, each codeword comprises a plurality of redundant bits.

At step **803**, the read-before-write operation executes by 50 reading a codeword. Subsequently, at step **804**, the read-before-write operation maps defective bits in the codeword to redundant bits for the word based on a mapping scheme.

At step 805, the defective bits in the codeword are replaced with a corresponding mapped redundant bit.

At step 806, a write operation is executed with corresponding redundant bits in place of the defective bits. Accordingly, the data word can be saved into the memory using both the codeword and corresponding redundant bits.

At step 807, verification is performed that the write 60 operation executed correctly by performing another read operation to read out the data word stored in the codeword and corresponding redundant bits.

FIG. 8B shows a flowchart 810 of an exemplary method for correcting bit defects in a STT-MRAM memory array during a read operation in accordance with embodiments of the present invention.

16

At step **811**, a read operation comprises reading a codeword in an STT-MRAM memory, wherein the STT-MRAM memory comprises a plurality of codewords, wherein each codeword comprises a plurality of redundant bits.

At step 812, the read operation maps defective bits in the codeword to redundant bits for the word based on a mapping scheme

At step **813**, the defective bits in the codeword are replaced with a corresponding redundant bit in accordance with the mapping scheme.

At step **814**, an ECC operation is performed on the data word read out to correct for transient defects not corrected using the plurality of redundant bits.

FIG. 9 illustrates an apparatus for correcting bit defects in a STT-MRAM memory array 900 in accordance with embodiments of the present invention.

Shown in FIG. 9, is the memory array 900 comprising a codewords array 901 with the corresponding redundant bits 902 allocated for each codeword. FIG. 9 also illustrates the logic 903 that implements the mapping scheme between the codewords and the redundant bits.

Write logic 906 implements a method for correcting bit defects in a STT-MRAM memory array during a write operation (as discussed in conjunction with FIG. 8A). Read logic 907 implements a method for correcting bit defects in a STT-MRAM memory array during a read operation (as discussed in conjunction with FIG. 8B).

Further, FIG. 9 illustrates ECC logic 908 that operates in conjunction with the read and write logic. Also, the memory comprises address 920 and data bus lines 921 that communicate with the processor. Further, control bus 922 is illustrates, wherein the control bus would receive commands regarding a read/write operation, etc.

FIG. 10 shows a flowchart 1010 of an exemplary method for correcting bit defects in a STT-MRAM memory array in accordance with embodiments of the present invention.

At step 1011, a margin area is determined associated with a resistance distribution for a memory array, e.g., STT-MRAM memory array. A read operation is performed on the memory array to characterize the resistance distribution. The resistance distribution comprises a distribution of bit-cell resistances for all bits comprising the STT-MRAM memory array, wherein the distribution of bit-cell resistances comprises a distribution of acceptable high resistance bits and a distribution of acceptable low resistance bits, e.g., regions Rlow and Rhigh shown in FIG. 7A. As discussed in connection with FIGS. 7A and 7B, the bit-cell resistance distribution comprises region 620, wherein certain bit-cells in the array have resistances that fall in the region 620. This region is also known as the "margin area." The margin area is typically a bandwidth of resistances centered around reference point 631, wherein a sense amplifier will not be able to accurately distinguish a resistance within the margin area as either Rhigh or Rlow. In other words, typically, bit-cells with resistances that fall within margin area 620 (either directly in the region overlapping the R-low 622 and R-high curves 624 or in close proximity to the overlap region) will likely not be read accurately by a sense amplifier at high speeds

Once the margin area is determined, at step 1012, the method comprises forcing the bit-cell resistances of memory bit-cells associated with the margin area to short circuits in order to widen a window between the distribution of acceptable high resistance bits and acceptable low resistance bits. Note that steps 1011 to 1012 can occur during product testing or characterization.

Finally, at step 1013, the method comprises replacing each of the short-circuited memory bit-cells with a corresponding redundant bit in the codeword associated with the short-circuited memory bit-cell. For example, during memory operation, the replacing can occur in accordance 5 with a mapping scheme. In other words, for example, a redundant bit is mapped to the short-circuited bit in the codeword in accordance with the position of the shortcircuited memory bit-cell. During memory operation then, a redundant bit is stored in the associated codeword in lieu of the short-circuited bit in accordance with the mapping. As discussed above, a mapping scheme will dictate the manner in which the redundant bits get mapped to the short-circuited bit-cells.

method for correcting bit defects in a STT-MRAM memory array in accordance with embodiments of the present invention.

At step 1111, the resistance distribution of a memory array, e.g., STT-MRAM is characterized. In other words, a 20 read operation is performed on the memory array to characterize the resistance distribution.

At step 1112, all bit-cells in the memory array that cannot be easily characterized are short-circuited. As noted above, such defects, which are neither shorts nor open circuits, are 25 comprising: not detectable during user read or verify operations. Examples of such defects include stuck bits, waterfalls, shunts and low tunnel magnetoresistance (TMR) bits. Note that steps 1111 to 1112 can occur during product testing or characterization.

At step 1113, the method comprises replacing each of the short-circuited memory bit-cells with a corresponding redundant bit in the codeword associated with the shortcircuited memory bit-cell. For example, during memory operation, the replacing can occur in accordance with a 35 mapping scheme. In other words, for example, a redundant bit is mapped to the short-circuited bit in the codeword in accordance with the position of the short-circuited memory bit-cell. During memory operation then, a redundant bit is stored in the associated codeword in lieu of the short- 40 circuited bit in accordance with the mapping. As discussed above, a mapping scheme will dictate the manner in which the redundant bits get mapped to the short-circuited bit-cells.

The above description and drawings are only to be considered illustrative of specific embodiments, which 45 ured to: achieve the features and advantages described herein. Modifications and substitutions to specific process conditions can be made. Accordingly, the embodiments in this patent document are not considered as being limited by the foregoing description and drawings.

We claim:

1. A method for correcting bit defects in a memory array, the method comprising:

determining, during a characterization stage, a resistance 55 distribution for the memory array by classifying a state of each bit-cell in the memory array, wherein the memory array comprises a plurality of codewords, wherein each codeword comprises a plurality of redundant bits:

determining bit-cells of the resistance distribution that are ambiguous, wherein ambiguous bit-cells have ambiguous resistances:

forcing the ambiguous bit-cells to short circuits; and replacing each short-circuited ambiguous bit-cell with a 65 corresponding redundant bit from an associated codeword.

18

- 2. The method of claim 1, wherein the memory array is an STT-MRAM memory array.
- 3. The method of claim 1, wherein the replacing com-
- determining a position of a short-circuited bit-cell in an associated codeword; and
- mapping a corresponding redundant bit of an associated plurality of redundant bits in the associated codeword to the short-circuited bit-cell in accordance with a bit position of the short-circuited bit-cell in the associated codeword.
- 4. The method of claim 3, wherein the mapping is performed in accordance with a mapping scheme.
- 5. The method of claim 4, wherein in the mapping scheme FIG. 11 shows a flowchart 1110 of another exemplary 15 a short-circuited bit-cell is replaced with a corresponding redundant bit having a position that is based on the bit position of the short-circuited bit-cell.
  - 6. The method of claim 1, wherein said state is chosen from a group consisting of: high, low, short or open.
  - 7. The method of claim 1, wherein the ambiguous bit-cells are selected from a group consisting of: stuck bits; waterfall bits; shunted bits; and low tunnel magnetoresistance (TMR)
  - 8. An apparatus for correcting bit defects, the apparatus
    - a processor; and
    - a memory array comprising a plurality of codewords, wherein each codeword comprises a respective plurality of redundant bits, and wherein the processor is configured to:
      - determine, during a characterization stage, a resistance distribution for the memory array by classifying a state of each bit-cell in the memory array;
      - determine bit-cells of the resistance distribution that are ambiguous, wherein ambiguous bit-cells have ambiguous resistances;
      - force the ambiguous bit-cells to short circuits; and replace each short-circuited ambiguous bit-cell with a corresponding redundant bit from an associated
  - codeword. 9. The apparatus of claim 8, wherein the memory array is an STT-MRAM memory array.
  - 10. The apparatus of claim 8, wherein to replace each short-circuited ambiguous bit-cell, the processor is config
    - determine a position of a short-circuited bit-cell in an associated codeword; and
    - map the corresponding redundant bit of an associated plurality of redundant bits of the associated codeword to the short-circuited bit-cell in accordance with the position of the short-circuited bit-cell.
  - 11. The apparatus of claim 10, wherein the processor is further configured to map the corresponding redundant bit in accordance with a mapping scheme.
  - 12. The apparatus of claim 11, wherein in the mapping scheme the short-circuited bit-cell is replaced with the corresponding redundant bit based on the position of the short-circuited bit-cell.
  - 13. The apparatus of claim 8, wherein said state is chosen 60 from a group consisting of:

high, low, short or open.

- 14. The apparatus of claim 8, wherein the ambiguous bit-cells are selected from a group consisting of: stuck bits; waterfall bits; shunted bits; and low tunnel magnetoresistance (TMR) bits.
- 15. A method for correcting bit defects in a memory, the method comprising:

determining, during a characterization stage, a resistance distribution for a memory array by classifying a state of each bit-cell in the memory array, wherein the memory array comprises a plurality of codewords, wherein each codeword comprises a plurality of redundant bit-cells; 5 determining bit-cells of the resistance distribution that are defective;

forcing defective bit-cells to short circuits; and replacing each short-circuited defective bit-cell with a corresponding redundant bit-cell from an associated 10 codeword.

- **16**. The method of claim **15**, wherein the memory array is a STT-MRAM memory array.
- 17. The method of claim 15, wherein the defective bitcells are ambiguous bit-cells having ambiguous resistances 15 between being high or low bits.
- **18**. The method of claim **17**, wherein the ambiguous bit-cells are selected from a group consisting of: stuck bits; waterfall bits; shunted bits; and low tunnel magnetoresistance (TMR) bits.
- 19. The method of claim 15, wherein the defective bitcells have a substantially higher WER compared to other bit-cells in the memory array.
- **20**. The method of claim **15**, wherein the defective bitcells retain their data for lower than a minimum retention 25 period.

\* \* \* \* \*