

US 20120205753A1

## (19) United States (12) Patent Application Publication (10) Pub. No.: US 2012/0205753 A1<br>ADAMS et al. (43) Pub. Date: Aug. 16, 2012

# Aug. 16, 2012

#### (54) MICRO-ELECTROMECHANCAL SYSTEM DEVICES AND METHODS OF MAKING MICRO-ELECTROMECHANCAL SYSTEM DEVICES

- (75) Inventors: Scott G. ADAMS, Ithaca, NY (US); Andrew J. Minnick, Ithaca, NY (US); Charles W. Blackmer, Ithaca, NY (US); Kenneth D. Brennan, Ithaca, NY (US); Mollie K. Devoe, Ithaca, NY (US)
- (73) Kionix, Inc., Ithaca, NY (US)
- (21) Appl. No.: 13/027,209
- (22) Feb. 14, 2011

#### Publication Classification

- (51) Int. Cl. **HOIL 29/84** (2006.01)<br>**HOIL 21/306** (2006.01) *H01L 21/306*<br>U.S. Cl. ..................
- (52) U.S. Cl. ................... 257/415:438/52; 257/E29.324; 257/E21.215

### (57) ABSTRACT

A micro-electromechanical system (MEMS) device includes a Substrate, a first beam, a second beam, and a third beam. The first beam includes first and second portions separated by an isolation joint. The first and second portions each comprise a semiconductor and a first dielectric layer. An electrically con ductive trace is mechanically coupled to the first beam and electrically coupled to the second portion's semiconductor but not the first portion's semiconductor. The second beam includes a second dielectric layer. The profile of each of the first, second, and third beams has been formed by a dry etch. A cavity separates a surface of the substrate from the first, etch. A side wall of each of the first, second, and third beams has substantially no dielectric layer disposed thereon, and the dielectric layer has been removed by a vapor-phase etch.





FIG. 1





 $FIG. 3$ 



 $FIG. 4$ 



 $FIG. 5$ 



FIG. 6



 $FIG. 7$ 



 $FIG. 8$ 



FG, 8



FIG. 10



FIG. 11



 $FIG. 12$ 



 $FIG. 13$ 



FIG. 14



FlG. 15



FIG. 16



FIG. 17



FIG. 18



FIG. 19



FIG. 20



 $FIG. 21$ 



FIG. 22



FIG. 23

#### MICRO-ELECTROMECHANICAL SYSTEM DEVICES AND METHODS OF MAKING MICRO-ELECTROMECHANICAL SYSTEM DEVICES

#### BACKGROUND OF THE INVENTION

[0001] 1. Field of the Invention

[0002] The present invention is directed generally to microelectromechanical system devices (MEMS devices), and more particularly to MEMS devices having an integral elec trical isolation structure.

[0003] 2. Background Art

[0004] MEMS devices are electrical and mechanical devices that are fabricated at substantially microscopic dimensions utilizing techniques well known in the manufac ture of integrated circuits. Present commercial applications of MEMS devices are predominantly for pressure and inertial sensing, for example, accelerometers and gyroscopes used in hand-held devices, for example, cell phones and video game controllers.

[0005] For example, a MEMS device that is an accelerometer can detect when the cell phone experiences acceleration such as when the phone is rotated from a portrait orientation to a landscape orientation. Such a inertial sensing MEMS device can include a case or substrate, a mass resiliently held within the case, and a deflection sensor for measuring relative motion between the case and the mass. When an acceleration is experienced, the mass moves relative to the case, and the sensor measures the deflection. In most cases, the accelera tion is directly proportional to the amplitude of the deflection. Processing steps have been developed to make a MEMS device having such a mass and deflection sensor. When a MEMS device is constructed using processes such as the one disclosed in U.S. Pat. No. 6,239,473 to Adams et al., silicon beams coated with silicon dioxide on three sides can be formed. These beams can have an isolation joint that moves with the rest of the structure. These isolation joints enable multiple electrical signals to be routed to multiple places within a device and applied to multiple electrical components such as sensors and actuators. However, MEMS devices fab ricated according to the process outlined in U.S. Pat. No. 6,239,473 are susceptible to shock damage, interconnect damage, and frit seal failure.

#### Shock Damage

[0006] One cause of shock damage in an inertial sensing MEMS device relates to a dielectric coating on the sidewalls of the beams. If subjected to large accelerations, for example, when a cell phone or game controller strikes the ground after being dropped, the sidewalls of the beams can contact each other, causing the dielectric coating to wear by chipping or abrasion. During the wear process, chemical bonds between molecules in the dielectric sidewall coatings are broken, cre ating an electrically charge on the sidewall surface. Because these sidewall surfaces are often silicon dioxide, an insulating material, the electrical charges do not dissipate quickly. The charges can persist for hours or even days after the mechani cal shock occurred. At the size scale of MEMS devices, these charges can affect the operation of the MEMS device.

[0007] An electrical charge on the outer surface of the dielectric sidewall coatings can causes a net force on the beam. This net force is indistinguishable from an acceleration that causes the beam to move. Therefore, a charged device produces a false acceleration signature.

#### Interconnect Damage

[0008] In addition to damage to the dielectric sidewall coatings, offset shifts can also be created by a permanent plastic deformation or bend in the metal used to electrically inter connect various portions of the MEMS device from the appli cation of large forces during operation. Plastic deformation of the interconnect metal can causes the entire beam to deform, which can cause a perceived offset shift and a false accelera tion signature.

[0009] The interconnect metal can also be deformed by large temperature excursions. MEMS devices fabricated using the process discussed in U.S. Pat. No. 6,239,473 com prise multiple materials, for example, silicon dioxide, silicon, and aluminum. Each of these materials has a different coef ficient of thermal expansion, meaning that as the temperature changes, each material expands different amounts. Because the materials are joined together, the materials all deform approximately the same amount, causing a stress. If the stress levels are large enough, the materials can permanently deform. Aluminum deforms easier than either silicon or sili con dioxide. Accordingly, when a MEMS device is subjected to high temperatures excursions, for example, temperature excursions during the solder reflow cycles, the aluminum can plastically deform, causing a perceived offset shift and a false acceleration signature. The actual amount that a device deforms depends on the structural design and the quantity of metal used. For example, an accelerometer fabricated using the process discussed in U.S. Pat. No. 6,239.473 moves about 20 nm perg of acceleration. Due to the plastic deformation of the metal during reflow, the rest position of the accelerometer may shift up to 2 nm which is equivalent to a false reading of  $100$  mg's.

[0010] Minimizing the thickness of the interconnect metal can reduce the deleterious effects. However, in U.S. Pat. No. 6,239.473, the metal bond pads and the metal seal ring surface are formed from the same layer of metal comprising the interconnect metal, and the metal bond pads and the metal seal ring surface have minimum thickness requirements to function properly. Thus, a solution for reducing interconnect damage is not as simple as merely reducing the thickness of the metal layer forming the interconnect.

#### Seal Failures

[0011] MEMS devices such as those described in U.S. Pat. No. 6,239,473 use a lid to form a hermetic seal around the beams of the substrate. The lid can be coupled to the substrate using a frit seal that interfaces with a metal seal ring surface.<br>If the interface between the frit seal and the metal seal ring surface is interrupted, for example, by a metal trace running directly under the metal seal ring surface to a bond pad, the interface between the lid and the substrate is weakened. The interface can also be weakened when the metal traces are covered locally with a passivation oxide to prevent any elec trical interactions with the lid or frit seal. Accordingly, when a MEMS device having an interrupted interface between the lid's frit seal and the metal seal ring surface is subjected to excessive environmental stresses, the MEMS can fail caused by the weakened seal.

[0012] Accordingly, there is need for improved MEMS devices that can better withstand mechanical shocks, reduce the risk of metal interconnect damage, and provide improved frit seals.

### BRIEF SUMMARY OF THE INVENTION

[0013] In an embodiment, a method of making a MEMS device includes forming an isolation trench in a substrate. The isolation trench can be filled with a first dielectric material. A first metal layer can be formed, and a first dielectric passiva tion layer can be formed. A surface of the first metal layer can be exposed from underneath the first dielectric passivation layer. A second metal layer can be formed. The first dielectric passivation layer can be between the first metal layer and the second metal layer. The second metal layer can be connected to the first metal layer at the exposed surface to the first metal layer. A beam suspended from a surface of the substrate and having an isolation joint can be formed.

[0014] In one embodiment, a method of making a MEMS device can include forming an isolation trench in a substrate and filing the isolation trench with a first dielectric material. A second trench can be formed in the substrate to define a beam. The second trench can have a sidewall. A layer of oxide can be formed on the sidewall of the second trench. The beam can be released from the substrate, and the layer of oxide on the sidewall can be removed with hydrogen fluoride vapor etching.

[0015] In yet another embodiment, a MEMS device can include a substrate and a beam suspended relative to a surface of the substrate. The beam can have an isolation joint. The MEMS device can also have a metal trace and a dielectric passivation layer on the metal trace. The dielectric layer can have an opening exposing a surface of the metal trace. The MEMS device can further include a metal bond pad con nected to the metal trace through the opening in the dielectric passivation layer.

[0016] In an embodiment, a computer-program product can include a computer-readable storage medium that contains instructions that, if executed on a computing device, define a micro-electromechanical device having a substrate, a beam suspended relative to a surface of the substrate, a metal trace, a dielectric passivation layer, and a metal bond pad connected to the metal trace. The beam can have an isolation joint.

[0017] Further features and advantages of the invention, as well as the structure and operation of various embodiments of the invention, are described in detail below with reference to the accompanying drawings. It is noted that the invention is not limited to the specific embodiments described herein. Such embodiments are presented herein for illustrative pur poses only. Additional embodiments will be apparent to per sons skilled in the relevant  $art(s)$  based on the teachings contained herein.

#### BRIEF DESCRIPTION OF THE DRAWINGS/FIGURES

[0018] The accompanying drawings, which are incorporated herein and form part of the specification, illustrate the present invention and, together with the description, further serve to explain the principles of the invention and to enable a person skilled in the relevant art(s) to make and use the invention.

[0019] FIG. 1 is a top view of a MEMS device having an isolation joint that is fabricated according to an embodiment of the invention.

[0020] FIG. 2 is a top view of a MEMS device having an isolation joint that is fabricated according to an embodiment of the invention.

[0021] FIGS. 3-23 illustrate an exemplary method of making a MEMS device according to an embodiment of the invention.

[0022] The features and advantages of the present invention will become more apparent from the detailed description set forth below when taken in conjunction with the drawings, in which like reference characters identify corresponding ele ments throughout. In the drawings, like reference numbers generally indicate identical, functionally similar, and/or structurally similar elements.

#### DETAILED DESCRIPTION OF THE INVENTION

[0023] It is noted that references in the specification to "one" embodiment," "an embodiment," "an example embodiment." etc., indicate that the embodiment described may include a embodiment may not necessarily include the particular feature, structure, or characteristic. Moreover, such phrases are not necessarily referring to the same embodiment. Further, when a particular feature, structure, or characteristic is described in connection with an embodiment, it is submitted that it is within the knowledge of one skilled in the art to effect such feature, structure, or characteristic in connection with other embodiments whether or not explicitly described.

[0024] As mentioned above, the present invention is directed to improved MEMS devices having isolation joints that can better withstand mechanical shocks, that reduce the risk of interconnect damage, and that provide a better frit seal. For example, MEMS devices according to embodiments of the present invention can better withstand mechanical shocks by removing dielectric material from portions of the MEMS device that contact each other during shock. Removing dielectric material from such contact portions prevents electrical charges that can create forces from forming. According to another embodiment, MEMS devices can reduce the risk of interconnect damage by forming a metal trace and a bond pad with different layers of metal, which allows the metal trace to have different properties than the bond pad. Additionally, other embodiments provide MEMS devices that have an improved frit seal because the metal trace does not disrupt the seal. Accordingly, MEMS devices having isolation joints that can better withstand mechanical shocks, reduces interconnect damage, and provides a better frit seal and methods of making such MEMS devices will be described.

[0025] FIG. 1 is a top view CAD drawing used to create of MEMS device 100 according to an embodiment. MEMS device 100 can include a metal bond pad 101 and a metal trace 104. The metal bond pad 101 can be connected to the metal trace at connection 102. MEMS device 100 can also include a metal seal ring surface 103 for coupling with a lid (not shown). Metal trace 104 can run underneath the metal seal ring surface 103. MEMS device 100 can have one or more beams, for example, beams 106, 107, and 108. Beams 106, 107, and 108 can be used in inertial sensing MEMS devices such as those described in U.S. Pat. No. 7,430,909 to Adams et al., the entirety of which is hereby incorporated by reference herein.

[0026] FIG. 2 is a top view of a MEMS device according to another embodiment. In this embodiment, metal seal ring surface 103 is continuous-metal seal ring surface 103 com pletely surrounds the entire beam structure 110, which can include one or more beams. Accordingly, a continuous, unin terrupted seal can be formed about beam structure 110.

[0027] The MEMS devices 100 illustrated in FIGS. 1-2 are embodiments presented herein for illustrative purposes only. The invention is not limited to the specific embodiments illustrated in FIGS. 1-2. For example, a MEMs device can have a beam structure comprising any number of beams and beam configurations, and multiple beams can have isolation joints.

[0028] FIGS. 3-23, which illustrate a cross section of MEMS device 100 along line 3-3, disclose embodiments of making MEMS device 100. In FIG.3, an isolation trench 121 can be formed in a substrate 120. The substrate can be, for example, a silicon wafer that is boron doped to 5 mChm-cm with a <100> crystallographic orientation. Doping levels, resistivity, and crystallographic orientation, however, can vary. The substrate 120 can also have a dielectric layer, for example, silicon dioxide (not shown). For example, substrate 120 can be thermally oxidized to form a 500 nm oxide mask layer; however, any other suitable method can be used such as chemical vapor deposition (CVD).

[0029] In an embodiment, isolation trench 121 can be formed using any Suitable lithographic technique, for example, photolithography, electron-beam lithography, imprint lithography, and any other suitable form of lithography. A resist (not shown) can be spun onto substrate 120, and an isolation trench pattern can be defined in the resistand the oxide mask layer (if present) using, for example, a plasma dry etch in CHF<sub>3</sub> and  $O<sub>2</sub>$ . The isolation trench pattern can be transferred to substrate 120 to form isolation trench 121 where isolation joint 105 will be formed. In one embodiment, a silicon etch chamber running the Bosch process that alter nates between etching (for example,  $SF<sub>6</sub>$  etching) and passivation (for example, using  $C_4F_8$ ) can be used to form the isolation trench 121. After the substrate 120 is etched, the resist and oxide mask layer can be removed using any suitable technique. Isolation trench pattern 121 can have any suitable profile, for example, a reentrant profile in which the top is narrower than the bottom as illustrated in FIG. 3. An embodiment includes a profile that monotonically increases in width.

[0030] As illustrated in FIG. 4, isolation trench 121 can be filled with a dielectric material 123, for example, silicon dioxide or any other suitable dielectric material. In an embodiment, a silicon wafer can be thermally oxidized to form a layer of silicon dioxide. The silicon wafer can be oxidize at approximately 1100 C to 1200C with wet oxida tion to form silicon dioxide having a thickness of about 1.5 to 2.5 µm. An opening 124 of isolation trench 121 can be sealed, and a void 125 may remain after the oxidization process.

0031 Optionally, any divots in the dielectric layer 123 at opening 124 can be planarized. For example, a resist-based planarization can be used to reduce or eliminate a divot at opening 124. During Such a planarization step, dielectric layer 123 on top of the substrate 120 can be reduced to a thickness of about  $0.5 \mu m$  to  $1.5 \mu m$ . However, this thickness can vary based on the particular MEMS device being fabri cated. Although a resist planarization is described, other suitable planarization techniques can be used, for example, chemical mechanical polishing.

[0032] As illustrated in FIG.  $5$ , an opening or via 130 can be formed in dielectric layer 123. Any suitable lithographic tech nique, for example, photolithography, and dry etching can be used to define via 130 in dielectric layer 123. Via 130 can be used to electrically couple the substrate 120 to a subsequent metal layer. Optionally, the surface of substrate 120 exposed<br>at via 130 can by prepared for such an electrical coupling by forming a layer of oxide on the exposed surface, for example, by thermally and dry oxidizing substrate 120 at about 850 C to 950 C to form about 100 A of oxide. This oxide layer can then be dipped off in liquid HF prior to forming a metal layer over the top of the exposed surface of substrate 120.

[0033] Subsequently, as illustrated in FIG. 6, a metal layer 140 can be formed. In an embodiment, metal layer 140 can have a thickness of about 2500A to 3500A. In other embodi ments, the thickness of metal layer 140 can be formed as thin as possible without compromising the structural integrity. Metal layer 140 can be aluminum, titanium nitride, alumi num-silicon, aluminum-silicon-copper, or any other suitable metal or alloy.

[0034] In an embodiment, metal layer 140 can be patterned to define the metal trace 104 that serves as an interconnect layer on the MEMS device that runs along beam 106 as illustrated in FIG. 7. Metal trace 104 can include a proximal end portion 142 and a distal end portion 144. Proximal end portion 142 can form connection 102 with the metal bond pad 101 as illustrated in FIG. 14 and described below. Distal end portion 144 can be electrically coupled to a distal portion of substrate 120 through via 130. Metal trace 104 can be formed using any suitable lithographic technique, for example, photolithography, and metal etching.

[0035] As shown in FIG. 8, a dielectric passivation layer 160 can be formed, covering metal trace 104 and dielectric layer 123 on substrate 120. Dielectric passivation layer 160 can protect metal trace 104 during subsequent etching steps. In an embodiment, passivation layer 160 can be a TEOS oxide that is deposited at a high power to promote a higher density film, which better resists etching. In one example, a TEOS oxide can be deposited using an AMAT P5000 deposition tool running at about 400 C with approximately 1100 W of RF power, at approximately 8.2 mTorr pressure, with flow rates of approximately 1000 mg/min of TEOS, approximately 1000 sccm of  $O<sub>2</sub>$ , and approximately 1000 sccm of He. Passivation layer 160, however, can be any suitable dielectric material.

[0036] As shown in FIG. 9, portions of dielectric passivation layer 160 can be removed. For example, if passivation layer 160 is an oxide, passivation layer 160 can be patterned using any suitable lithographic technique, f tolithography, and etched with dry oxide etching. In an embodiment, patterned dielectric passivation layer 160 can include a base 170 for the metal seal ring surface 103 (see FIG. 14) and remnants 172 that persist adjacent to topography changes created by metal trace 104. In one example, dielectric passivation layer 160 is patterned and etched to expose distal end portion 142 of metal trace 104 from underneath dielectric passivation layer 160.

[0037] In an embodiment, any residue formed on substrate 120 from etching dielectric passivation layer 160 can be removed. For example, during a dry etch, residual polymers can form on vertical Surfaces, and standard techniques for removing the resist used during the dry etch do not remove all of the residual polymers. Such polymers can produce unwanted features such as inhibition of subsequent etching, variability in etch rates, and irregular sheets of residual mate rial that can peel off and obstruct beam movement. In one example, the residual polymers can be removed using REZI 78 residue removers. In one embodiment, the removal step can be followed with a spin-rinse-dry cycle.

[0038] Next, as shown in FIG. 10, an opening 180 can be formed in dielectric layer 123 on the distal side of substrate 120. Opening 180 can be formed using any suitable litho graphic technique, for example, photolithography, and dry oxide etching. In one embodiment, opening 180 corresponds to the top of a beam, for example, beam 108 (see FIG.16). In an embodiment, any residue formed on the substrate 120 while etching dielectric material layer 123 can removed.

[0039] A second dielectric passivation layer 190 can be formed as shown in FIG. 11. For example, second dielectric passivation layer 190 can be a TEOS oxide having a thickness of about 4500A to 5500A. The TEOS oxide can be deposited at a lower power than at which passivation layer 160 was deposited, for example, 900 W of RF power, so that passivation layer 190 is more susceptible to subsequent etching steps than passivation layer 160. Although second dielectric passi vation layer 190 is described above as a TEOS oxide, passi vation layer 190 can be other suitable dielectric materials. Passivation layer 190 can be an inter-metal dielectric layer that insulates metal trace 104 from subsequent layers of metal to be formed. Passivation layer 190 can also be used as a mask to pattern a beam such as beam 108 (see FIG. 16).

[0040] As shown in FIG. 12, passivation layer 190 can be patterned and etched. In an example, an opening or via 200 can be formed in the dielectric passivation layer 190, exposing a surface of dielectric layer 123 and proximal end portion 142 of metal trace 104. Any suitable lithographic technique, for example, photolithography, and etching can be used to form via 200. In one embodiment, any residue remaining from etching passivation layer 190 can be removed.

[0041] Next, a second metal layer 210 can be formed on the substrate 102 as shown in FIG. 13. Dielectric passivation layer 190 can be between second metal layer 210 and metal trace 104 except at exposed portion 142 of the metal trace 104. Second metal layer 210 can be aluminum, titanium nitride, aluminum-silicon, aluminum-silicon-copper, or any other suitable metal or alloy. For example, second metal layer 210 can be pure aluminum having a thickness of about 6500 A to 7500 A or any other suitable thickness to form metal bond pad and to forman interface for sealing with a glass frit. [0042] As shown in FIGS. 12 and 13, second metal layer 210 can be patterned and etched. In one embodiment, a metal bond pad 101 and a metal seal ring surface 103 can be formed. In an embodiment, second metal layer 210 can be patterned such that the metal seal ring surface 103 surrounds the beam structure of MEMS device 100, creating a continuous seal when coupled to a lid (see FIGS. 22-23). In an example, second metal layer 210 can be patterned using any suitable lithographic technique and metal etching, for example, a wet or dry aluminum etching. In an embodiment, an opening or gap  $212$  can be formed. Gap 212 is between the metal seal ring surface 103 and connection 102 of metal trace 104 and bond pad 101. Gap 212 can allow a lid to be coupled to the metal seal ring surface 103 without metal trace 104 or metal bond pad 101 running immediately below the lid, which would disrupt the seal between the lid and the metal seal ring surface 103. This configuration can improve the seal strength.

[0043] In an embodiment, first metal layer 140 can form metal trace 104, and second material layer 210 can form metal bond pad 101 and metal seal ring surface 103. Using two layers of metal, allows metal trace 104 to have a different thickness than the bond pad 101 and metal seal ring surface 103. For example, in an embodiment, the thickness of first metal layer 140 is smaller than the thickness of the second metal layer 210. Accordingly, metal trace 104 that runs along a beam can be thin, which minimizes the influence of metal trace 104 on a beam despite the amount of plastic deformation that occurs from bending caused by an applied force or the fabrication process. Meanwhile, metal bond pad 101 and metal seal ring surface 103 can be thick, which promotes a durable frit seal with a lid at metal seal ring surface 103 and electrical connections at bond pad 101.<br>[0044] To protect metal bond pad 101 and metal seal ring

surface 103 from subsequent etching, a dielectric passivation layer 230 can be formed on the substrate 102, covering at least metal bond pad 101 and metal seal ring surface 103 as shown in FIG. 14. In an embodiment, dielectric passivation layer 230 can be a TEOS oxide deposited to a thickness of approxi mately 1,500 A to 2,500 A. In one embodiment, the TEOS oxide can be deposited at low power, for example, approxi mately 900 W of RF power, to promote a later etching step. [0045] As shown in FIG. 16, substrate 120 can be patterned and etched to create at least one trench that can define a profile of a beam. For example, trenches 242, 244, and 246 can be formed in substrate 102 to define the profiles of beams 106, 107, and 108. In one embodiment, trenches 242,244, and 246 can be formed by using any suitable lithographic technique, for example, photolithography, and a series of dry etching steps that etch dielectric passivation layer 230, dielectric pas sivation layer 190, dielectric layer 123, and substrate 102. In one example, a standard plasma dry etch using CHF<sub>3</sub> and  $O_2$ can be used to etch dielectric passivation layer 230, dielectric passivation layer 190, and dielectric layer 123. In an embodi ment, substrate 102 can be etched using a silicon etch chamber running the Bosch process. In another embodiment, metal trace 104 can be etched if it is within the masking stack. In yet another embodiment, any residue remaining from etching passivation layer 230, passivation layer 190, dielectric layer 123, and substrate 102 can be removed.

[0046] FIG. 17 shows an embodiment in which a fourth dielectric layer 250 can be formed on the substrate 102, covering at least the sidewalls 251 and floors 252 of the trenches 242, 244, and 246 formed in substrate 102. The fourth dielectric layer 250 can be an oxide. In one embodi ment, the oxide is a TEOS oxide deposited at a low power, for example, approximately 1000W of RF power.

[0047] As shown in FIG. 18, portions of dielectric layer  $250$ that are formed on trench floors 252 can be removed. For example, an oxide layer 250 on trench floors 252 can be removed with an anisotropic dry oxide etch, exposing surfaces of substrate 102. In an embodiment, any residue formed on sidewalls 251 by the dry etch can be removed. By remov ing the residue on sidewalls 251, portions of dielectric layer 250 remaining on sidewalls 251 can be more easily removed in a subsequent etching step because such residues would inhibit a subsequent etch.

[0048] Next, as shown in FIG. 19, the depth of trenches 242, 244, and 246 can be extended by further etching sub strate 102. In an example, a silicon substrate 102 can be etched using an anisotropic silicon extension etch. The result ing regions 270 of trenches 242, 244, and 246 can have sidewalls without dielectric layer 250. In one example, the depth of exposed regions 270 can be about 2  $\mu$ m to 15  $\mu$ m. The depth, however, can vary depending on the desired width of the beams 106, 107, and 108. The depth of exposed portions 270 can help define the distance between the resulting silicon beams 106, 107, and 108 and the floor of the substrate 102. In one embodiment, the residue formed from the silicon exten sion etch is not removed so that the wafer can be directly transitioned to a release etch, as described below, without venting the etch chamber, which can reduce the amount of native oxides that form on the Substrate Surface and can reduce any disruption to the initiation and reproducibility of the release etch. Alternatively, the residue can be removed.

[0049] Next, at least one beam can be formed. For example, beams 106, 108, and 109 can be formed by a release etch. FIG. 20 shows an exemplary MEMS device after a release etch, for example, a dry isotropic silicon release etch such as a plasma etcher using  $SF_6$ . The release etch can create a cavity 280 that separates beams 106, 107, and 108 from a floor 282 of the substrate 120, thereby allowing beams 106, 107, and 108 to flex or move during operation of MEMS device 100. In an embodiment, after the release etch, beams 106 and 107 can have dielectric layer 123 and passivation layer 190 on top, while beam 108 can have only dielectric passivation layer 190 on top due to the opening 180 formed in oxide layer 123 during a prior processing step.

[0050] In one embodiment, portions of dielectric layer 250 that are formed on the sidewalls of beams 106, 107, and 108 can be removed as shown in FIG. 21. For example, these portions of dielectric layer 250 can be removed using a hydro gen fluoride (HF) vapor etching system such as a PRIMAXX system for approximately 4 minutes. Removing these por tions of dielectric layer 250 on sidewalls 251 of beams 106, 107, and 108 can be advantageous. As discussed above, if there is a dielectric layer on sidewalls 251, electrical charges can develop in the sidewall coatings when the beams contact each other during operation of the MEMS device. By remov ing dielectric layer 250, the outer surface of sidewalls 251 comprises silicon, a semiconductor, and not a dielectric mate rial. Accordingly, any electrical charges created from beam contact can dissipate quickly, which helps prevent a force from being applied to the beams. In an embodiment, the HF vapor etch is controlled so that etching of isolation joint 105 is reduced. If the HF vaporetch is uncontrolled, isolation joint 105 can be weakened since it can comprise silicon dioxide like dielectric layer 250. However, when isolation joint 105 is made from thermal oxide, isolation joint 105 etches at a slower rate than dielectric layer 250.

[0051] In another embodiment, dielectric layer 250 and passivation layer 190 can be removed from the top of the substrate during the HF vapor etch, exposing bond pad 101 and gap 212 around metal seal ring surface 103. This removal allows for wire bonding with the bond pad 101 and a lid to seal<br>with the metal seal ring surface 230. In another embodiment, passivation layer 190 on top of beams 107 and 108 is removed during the HF vapor etch.

0052. In one embodiment, the thickness of dielectric layer 250 and passivation layer 190 can be minimized to reduce the etching of the isolation joint 105 during the HF vapor etch. For example, the thickness of dielectric layer 250 and passi vation layer 190 can be less than about 450 nm, and preferably less than about 400 nm. Any thickness below about 450 nm can minimize the etching effect on isolation joint 105. In another embodiment, an antistiction coating can be applied to help prevent beams 106, 107, and 108 from sticking during operation of the MEMS device.

[0053] As shown in FIG. 22, a lid 300 can be coupled to the device at metal seal ring surface 103. Lid 300 can form a hermetic seal with the substrate 102. Lid 300 can include a metal seal region 305. In an embodiment, metal seal region 305 can be, for example, aluminum deposited at 7,000A. The suitable lithographic technique, for example, photolithography, and metal etching. Lid300 can also have a bump stop 304 that prevents over flexing of one or more beams, for example, beam 108. Bump stop 304 can be formed by using any suit able lithographic technique, for example, photolithography, and silicon etching, for example, an anisotropic dry silicon etching, to define a recess 302. Lid300 can also have a recess 303 along an outer edge defining a channel 306. Recess 303 can be formed using a wafer dicing saw to facilitate the removal of the channel silicon. A glass frit 310 can be formed on lid 300 by, for example, using a screen printer and a furnace heated up to about 420 C.

[0054] Lid 300 can be bonded with the substrate 102 by, for example, using a standard wafer bonder such as an EVG 501 bonder. After bonding, channel 306 can be removed to expose bond pad 101. Channel 306 can be removed by any suitable means, for example, a wafer dicing saw. The wafer dicing saw can be aligned using a preexisting pattern on the top of lid 300, or using an IR dicing saw that can see alignment marks through the lid on the lower side of the wafer. FIG. 23 shows lid 300 with channel 306 removed.

[0055] In another embodiment, a MEMS device can have a beam with an integrated isolation joint and a metal trace, for example, beam 106; a beam having an dielectric coating on top, for example, beam 107; a beam comprising only silicon, for example, beam 108; or any combination thereof. Beams having an isolation joint and a metal trace are useful in com plex MEMS devices requiring multiple electrical potentials such as gyroscopes as in U.S. Pat. No. 6,626,039. Beams having a dielectric coating on top are useful for devices need ing bowed beams, such as those described in U.S. Pat. No. 7,430.909, for enabling out-of-plane capacitive sensors. Beams comprising only silicon are useful for inertial sensors having surfaces that will impact and potentially charge if made or coated with a dielectric material.

#### Examples Software Implementations

[0056] In addition to hardware implementations of MEMS devices described above, such MEMS devices may also be embodied in software disposed, for example, in a computer usable (e.g., readable) medium configured to store the software (e.g., a computer readable program code). The program code causes the enablement of embodiments of the present invention, including the fabrication of MEMS devices disclosed herein.

[0057] For example, this can be accomplished through the use of general programming languages (such as C or C++). hardware description languages (HDL) including Verilog HDL, VHDL. Altera HDL (AHDL) and so on, or other avail able programming and/or schematic capture tools (such as circuit capture tools). The program code can be disposed in any known computer usable medium including semiconduc tor, magnetic disk, optical disk (such as CD-ROM, DVD ROM) and as a computer data signal embodied in a computer usable (e.g., readable) transmission medium (such as a carrier wave or any other medium including digital, optical, or ana log-based medium). As such, the code can be transmitted over communication networks including the Internet and intra nets. It is understood that the functions accomplished and/or structure provided by the systems and techniques described above can be embodied in program code and may be trans formed to hardware as part of the production of MEMS devices.

1-21. (canceled)

22. A micro-electromechanical system (MEMS) device, comprising:

a substrate;

- a first beam suspended relative to a surface of the substrate, the first beam comprising a first portion and a second portion that are separated by an isolation joint, wherein the first and second portions each comprise a semiconductor and a first dielectric layer, wherein an electrically conductive trace is mechanically coupled to the first beam and electrically coupled to the semiconductor of the second portion but not the semiconductor of the first portion;
- a second beam suspended relative to the surface of the substrate, the second beam comprising a second dielectric layer to promote curvature of the second beam; and
- a third beam suspended relative to the surface of the sub Strate;
- wherein each of the first, second, and third beams has a profile defining a side wall, the profile of each of the first, second, and third beams having been formed by a dry etch;
- wherein a cavity separates the surface of the substrate from the first, second, and third beams, the cavity having been formed by a dry etch; and
- wherein a side wall of each of the first, second, and third beams has substantially no dielectric layer disposed thereon, the dielectric layer having been removed by a vapor-phase etch.

23. The MEMS device of claim 22, wherein the electrically conductive trace comprises a metal.

24. The MEMS device of claim 22, wherein the electrically conductive trace comprises a semiconductor.

25. The MEMS device of claim 22, wherein the first dielec tric layer is formed by thermal oxidation.

26. The MEMS device of claim 22, wherein the second dielectric layer is formed by thermal oxidation.

27. The MEMS device of claim 22, wherein the dry etch that forms the profile of each of the first, second, and third beams is a plasma, dry etch.

28. The MEMS device of claim 22, wherein the dry etch that forms the cavity between the substrate and the first, second, and third beams is a plasma, dry etch.

29. The MEMS device of claim 22, wherein the third beam consists essentially of a semiconductor.

30. The MEMS device of claim 29, wherein the third beam consists essentially of silicon.

31. The MEMS device of claim 22, wherein the semicon ductor of the first beam comprises silicon, and wherein the second and third beams comprise silicon.<br>32. A method of making a micro-electromechanical system

(MEMS) device, comprising:<br>forming a profile of a first beam, a second beam, and a third

- beam using a dry etch,
	- wherein the first beam comprises a first portion and a second portion that are separated by an isolation joint, wherein the first and second portions each comprise a semiconductor and a first dielectric layer, and wherein<br>an electrically conductive trace is mechanically coupled to the first beam and electrically coupled to the semiconductor of the second portion but not the semiconductor of the first portion;
	- wherein the second beam comprises a semiconductor and a second dielectric layer to promote curvature of the second beam; and

wherein the third beam comprises a semiconductor;

- depositing a third dielectric layer on at least a side wall of the profile of each of the first, second, and third beams:
- releasing the first, second, and third beams from a substrate using a dry etch that creates a cavity between a surface of the Substrate and the first, second, and third beams; and
- removing at least a portion of the dielectric layer disposed on the side wall of each of the first, second, and third semiconductor beams by a vapor-phase etch.

33. The method of claim 32, wherein the electrically con ductive trace comprises a metal.

34. The method of claim 32, wherein the electrically con ductive trace comprises a semiconductor.

35. The method of claim 32, wherein the first dielectric layer is formed by thermal oxidation.

36. The method of claim 32, wherein the second dielectric layer is formed by thermal oxidation.

37. The method of claim 32, wherein forming a profile of a first beam, a second beam, and a third beam using a dry etch comprises:

forming the profile of the first beam, the second beam, and the third beam using a plasma, dry etch.

38. The method of claim 32, wherein releasing the first, second, and third beams from a substrate using a dry etch that creates a cavity between a surface of the substrate and the first, second, and third beams comprises:

releasing the first, second, and third beams from the substrate using a plasma, dry etch that creates the cavity between the surface of the substrate and the first, second, and third beams.

39. The method of claim 32, wherein the third beam con sists essentially of a semiconductor.

40. The method of claim 39, wherein the third beam con sists essentially of silicon.

 $x - x$