

US 20120206955A1

(19) United States (12) Patent Application Publication LIM

(10) Pub. No.: US 2012/0206955 A1 (43) Pub. Date: Aug. 16, 2012

(54) MEMORY MODULE HAVING HIGH DATA PROCESSING RATE

- (76) Inventor: **Gwang-Man LIM**, Seoul (KR)
- (21) Appl. No.: 13/453,333
- (22) Filed: Apr. 23, 2012

Related U.S. Application Data

(63) Continuation of application No. 13/034,972, filed on Feb. 25, 2011, now Pat. No. 8,174,861, which is a continuation of application No. 11/871,913, filed on Oct. 12, 2007, now Pat. No. 7,916,512.

(30) Foreign Application Priority Data

Feb. 1, 2007 (KR) 2007-10575

Publication Classification

- (51) Int. Cl. *G11C 13/04* (2006.01)

(57) **ABSTRACT**

A memory module having a high data processing rate and high capacity is provided. The memory module may include a memory chip, a controller controlling an operation of the memory chip, an optical detector converting an external input signal into an internal input signal to transmit the converted signal to the controller, and an optical generator converting an internal output signal received from the controller into an external output signal. The optical detector converts an external input optical signal into an internal input signal to transmit the converted signal to the controller. The optical generator converts an internal output signal received from the controller into an external output optical signal.





Fig.











Fig. 6



Fig. 7

MEMORY MODULE HAVING HIGH DATA PROCESSING RATE

CLAIM OF PRIORITY

[0001] The present application is a continuation of U.S. patent application Ser. No. 13/034,972, filed Feb. 25, 2011, which is a continuation of U.S. patent application Ser. No. 11/871,913, filed Oct. 12, 2007, now U.S. Pat. No. 7,916,512 issued Mar. 29, 2011, which claims priority under 35 U.S.C. §119 to Korean Patent Application No. 10-2007-0010575, filed on Feb. 1, 2007, the disclosures of which are hereby incorporated by reference herein in their entireties.

BACKGROUND

[0002] The present invention disclosed herein relates to a semiconductor substrate, and more particularly, to a memory module capable of storing data.

[0003] As portable devices become popular, memory modules with low power consumption and compact sizes are widely used as storage devices. Therefore, various memory cards having flash memory chips have been introduced as storage devices. Examples of the memory cards are a Multi-Media Card (MMC), a secure digital card (SD card), and a flash card.

[0004] Although the memory modules are widely used and have a low data capacity and a low data processing rate, a fast data processing rate is highly advantageous as the data capacity of these memory modules increases.

SUMMARY

[0005] Embodiments of the present invention provide a memory module having a high data processing rate along with a high capacity.

[0006] Additionally, other embodiments of the present invention provide memory modules inputting/outputting data using an optical signal. In one embodiment, a memory module includes a memory chip, a controller controlling an operation of the memory chip, an optical detector converting an external input signal into an internal input signal to transmit the converted signal to the controller, and an optical generator converting an internal output signal received from the controller into an external output signal. The optical detector converts an external input optical signal into an internal input signal to transmit the converted signal to the controller. The optical generator converts an internal output signal received from the controller into an external output optical signal.

[0007] In some embodiments, the memory modules exchange data with an external device using an optical signal to remarkably increase a data transfer rate compared to the case where data are processed using an electrical signal.

[0008] In other embodiments, the memory modules divide light based on wavelength to input/output data through a multi-channel using an optical signal. Therefore, a data transfer rate and a data processing capacity increase, thereby remarkably improving a data processing rate.

[0009] In still other embodiments, the memory modules receive power from an external power supply or a built-in battery. The external power supply and the built-in battery are automatically converted. Accordingly, accidental loss of data

can be prevented because the memory modules are operated using the built-in battery when a power failure suddenly occurs.

BRIEF DESCRIPTION OF THE FIGURES

[0010] The accompanying figures are included to provide a further understanding of the present invention, and are incorporated in and constitute a part of this specification. The drawings illustrate exemplary embodiments of the present invention and, together with the description, serve to explain principles of the present invention. In the figures:

[0011] FIGS. 1 through 5 are block diagrams of memory modules according to embodiments of the present invention; and

[0012] FIGS. **6** and **7** are block diagrams of memory modules according to various embodiments of the present invention.

DETAILED DESCRIPTION

[0013] Exemplary embodiments of the present invention will be described below in more detail with reference to FIGS. **1** through **7**. The present invention may, however, be embodied in different forms and should not be constructed as limited to the embodiments set forth herein. Rather, these embodiments are provided so that this disclosure will be thorough and complete, and will fully convey the scope of the present invention to those skilled in the art. Like reference numerals refer to like elements throughout.

[0014] FIG. **1** is a block diagram of a memory module according to an embodiment of the present invention.

[0015] Referring to FIG. 1, the memory module 10 of this embodiment includes a memory chip 12, a controller 14, an optical detector 16*a*, and an optical generator 16*b*. The controller 14 controls an overall operation of the memory module 10. A micro controller unit (MCU) may be used as the controller 14. The controller 14 may be formed integrally with the memory module 10 or separately.

[0016] The optical detector 16a converts an optical signal (an external input optical signal) IP received from an external source (not shown) into an internal input signal IE to transmit the converted signal to the controller 14. The optical generator 16b converts an internal output signal OE received from the controller 14 into an external output optical signal OP.

[0017] The controller 14 inputs a data signal ID into the memory chip 12 in response to the internal input signal IE received from the optical detector 16a. Also, the controller 14 transmits the internal output signal OE to the optical generator 16b in response to a data signal OD outputted from the memory chip 12.

[0018] The memory module **10** may include optical input/ output terminals **18**. In the external input/output terminals **18**, the optical input terminal **18***a* and the optical output terminal **18***b* may be formed integrally with the memory module **10** or separately. External input/output optical signals IP' and OP' are transmitted through the external input/output terminals.

[0019] The optical detector 16a converts an optical signal into an electrical signal. The optical detector 16a may include a photodiode. The optical detector 16a may include an optical filter and an optical amplifier. The optical generator 16b converts an electrical signal into an optical signal. The optical generator 16b may include a light-emitting diode.

[0020] FIG. **2** is a block diagram of a memory module according to another embodiment of the present invention.

[0021] Referring to FIG. **2**, the memory module **20** of this embodiment includes a memory chip **22**, a controller **24**, an optical signal processor **26**, and power supply terminals Vcc and GND.

[0022] The power supply terminals Vcc and GND may be electrically connected to an external power source through an appliance (not shown).

[0023] The controller **24** controls an overall operation of the memory module **20**. The controller **24** may be implemented using a micro controller unit (MCU). The controller **24** may be formed integrally with the memory module **20** or separately.

[0024] The optical signal processor 26 may include the optical detector 16a and the optical generator 16b shown in the embodiment illustrated in FIG. 1. The optical signal processor 26 converts an optical signal (an external input optical signal) IP received from an external source (not shown) into an internal input signal IE to transmit the converted signal to the controller 24. Also, the optical signal processor 26 converts an internal output signal OE received from the controller 24 into an external output optical signal OP.

[0025] The controller **24** inputs a data signal ID into the memory chip **22** in response to the internal input signal IE received from the optical signal processor **26**. Also, the controller **24** transmits the internal output signal OE to the optical signal processor **26** in response to a data signal OD outputted from the memory chip **22**.

[0026] The memory module **20** may include an optical input/output terminal **28**. In the external input/output terminal **28**, the optical input terminal and the optical output terminal may be formed integrally with the memory module **20** or separately as described in the above embodiment. The optical signal processor **26** converts an optical signal into an electrical signal, and may include a photodiode and a light-emitting diode. The optical signal processor **26** may further include an optical filter and an optical amplifier.

[0027] FIG. **3** is a block diagram of a memory module according to yet another embodiment of the present invention.

[0028] Referring to FIG. 3, the memory module 30 of this embodiment includes a memory chip 32, a controller 34, an optical signal processor 36, and an internal power supply 37. The internal power supply 37 built in the memory module 30 is a built-in battery. The internal power supply 37 may be an exchangeable or chargeable battery. When the internal power supply 37 is the chargeable battery (not shown), the battery may be connected to an appliance or an auxiliary charger (not shown) for charging.

[0029] The controller **34** controls an overall operation of the memory module **30**. The controller **34** may be a micro controller unit (MCU). The controller **34** may include a single chip or a plurality of chips.

[0030] The optical signal processor 36 may include the optical detector 16a and the optical generator 16b shown in the embodiment illustrated in FIG. 1. The optical signal processor 36 converts an optical signal (an external input optical signal) IP received from an external source (not shown) into an internal input signal IE to transmit the converted signal to the controller 34. Also, the optical signal processor 36 converts an internal output signal OE received from the controller 34 into an external output optical signal OP.

[0031] The controller **34** inputs a data signal ID into the memory chip **32** in response to the internal input signal IE

received from the optical signal processor **36**. Also, the controller **34** transmits the internal output signal OE to the optical signal processor **36** in response to a data signal OD outputted from the memory chip **32**.

[0032] The memory module 30 may include an optical input/output terminal 38. In the external input/output terminal 38, the optical input terminal and the optical output terminal may be formed integrally with the memory module 30 or separately as described above. The optical signal processor 36 converts an optical signal into an electrical signal and may include a photodiode and a light-emitting diode. The optical signal processor 36 may further include an optical filter and an optical amplifier.

[0033] FIG. **4** is a block diagram of a memory module according to still another embodiment of the present invention.

[0034] Referring to FIG. 4, the memory module 40 of this embodiment includes a memory chip 42, a controller 44, an optical signal processor 46, an internal power supply 47, and a power management unit (PMU) 49. The internal power supply 47 may be formed in a manner identical to that of the embodiments illustrated in FIGS. 2 and 3. The internal power supply 47 may be electrically connected to an external power source (not shown) through an appliance or may be a battery built in the memory module 40. When the internal power supply 47 is the built-in battery, the battery may be an exchangeable and chargeable battery. When the internal power supply 47 is the chargeable battery, the battery may be connected to an appliance or an auxiliary charger for charging.

[0035] Under the control of the controller **44**, the PMU **49** selectively supplies an internal power to the optical signal processor **46**, the controller **44**, and the memory chip **42**. As a result, unnecessary power consumption is reduced, which extends the operating time of the battery of the appliance and the battery built-in the memory module.

[0036] The controller **44** controls an overall operation of the memory module **40**. The controller **44** may be a micro controller unit (MCU). The controller **44** may be formed integrally with the memory module **40** or separately.

[0037] The optical signal processor 46 may include the optical detector 16a and the optical generator 16b shown in the embodiment illustrated in FIG. 1. The optical signal processor 46 converts an optical signal (an external input optical signal) IP received from an external into an internal input signal IE to transmit the converted signal to the controller 44. Also, the optical signal processor 46 converts an internal output signal OE received from the controller 44 into an external output optical signal OP.

[0038] The controller **44** inputs a data signal ID into the memory chip **42** in response to the internal input signal IE received from the optical signal processor **46**. Also, the controller **44** transmits the internal output signal OE to the optical signal processor **46** in response to a data signal OD outputted from the memory chip **42**.

[0039] The memory module **40** may include an optical input/output terminal **48**. In the external input/output terminal **48**, the optical input terminal and the optical output terminal may be formed integrally with the memory module **40** or separately as described above, The optical signal processor **46** converts an optical signal into an electrical signal and may include a photodiode and a light-emitting diode. The optical signal processor **46** may further include an optical filter and an optical amplifier.

[0040] FIG. **5** is a block diagram of a memory module according to another embodiment of the present invention.

[0041] Referring to FIG. 5, the memory module 50 of this embodiment includes a memory chip 52, a controller 54, an optical signal processor 56, power supply terminals Vcc and GND, an internal power supply 57, and a power management unit (PMU) 59.

[0042] The power supply terminals Vcc and GND may be electrically connected to an external power source (not shown) through an appliance. The internal power supply **57** may be an exchangeable and chargeable battery. When the internal power supply **57** is the chargeable battery, the battery may be connected to an appliance or an auxiliary charger for charging.

[0043] Under the control of the controller **54**, the PMU **59** selectively supplies an internal power to the optical signal processor **56**, the controller **54**, and the memory chip **52**. As a result, unnecessary power consumption is reduced to extend the operating time of the battery of the appliance and the battery built in the memory module.

[0044] The PMU **59** manages an external power through power supply terminals Vcc and GND to supply the power when the power is supplied from the external power supply. The PMU **59** manages the internal power supply **57** to supply a power when the external power is intercepted. Accordingly, in a situation where a power failure suddenly occurs while the memory module is operated using the external power supply, accidental loss of data can be prevented because the memory module can be operated using the internal power supply **57**. When the memory module is not used, the memory module may be changed to a power saving mode to reduce the energy consumption of the internal power supply **57**.

[0045] The controller **54** controls an overall operation of the memory module **50**. The controller **54** may be a micro controller unit (MCU). The controller **54** may be formed integrally with the memory module **50** or separately.

[0046] The optical signal processor 56 may include the optical detector 16a and the optical generator 16b shown in the embodiment illustrated in FIG. 1. The optical signal processor 56 converts an optical signal (an external input optical signal) IP received from an external into an internal input signal IE to transmit the converted signal to the controller 54. Also, the optical signal processor 56 converts an internal output signal OE received from the controller 54 into an external output optical signal OP.

[0047] The controller 54 inputs a data signal ID into the memory chip 52 in response to the internal input signal IE received from the optical signal processor 56. Also, the controller 54 transmits the internal output signal OE to the optical signal processor 56 in response to a data signal OD outputted from the memory chip 52.

[0048] The memory module **50** may include an optical input/output terminal **58**. In the external input/output terminal **58**, the optical input terminal and the optical output terminal may be formed integrally with the memory module **50** or separately as described above. The optical signal processor **56** converts an optical signal into an electrical signal. The optical signal processor **56** may include a photodiode and a lightemitting diode. The optical signal processor **56** may include an optical filter and an optical amplifier.

[0049] In the above and other embodiments of the present invention, the memory module may include a plurality of chips. Therefore, the memory module of the present invention can process a large amount of data.

[0050] FIG. **6** is a block diagram of a memory module according various example embodiments of the present invention.

[0051] Referring to FIG. 6, the memory module includes a plurality of chips 102. Also, the memory module may include multi-channel data paths because the memory module can exchange data with external devices using an optical signal. External input optical signals are inputted to an optical signal processor 106 as wavelength-division-multiplexed multichannel signals. The optical signal processor 106 divides the external input optical signals according to a plurality of channels based on frequency, amplifies the divided signals, and converts the amplified signals into electrical signals to transmit multi-channel internal input signals Multi_IE to a controller 104. The optical signal processor 106 includes an optical filter, an optical amplifier, and an optical detector. The optical signal processor 106 divides multi-channel internal output signals Multi_OE into multi-channel optical signals to generate external output optical signals. Therefore, the optical signal processor 106 may further include a channel distributor and an optical generator.

[0052] The controller **104** transmits divided data signals Multi_ID to memory chips **102** in response to the multichannel internal input signals Multi_IE transmitted from the optical signal processor **106**. The divided data signals Multi_ID are synchronized with a data input clock and distributed to the memory chips **102** by time-division multiplexing. Also, the controller **104** converts a plurality of data signals Multi_OD transmitted from the memory chips into the multi-channel internal output signals Multi_OE, and then transmits the converted signals to the optical signal processor **106** when reading data from the memory chips.

[0053] The memory module of the present invention distributes data to the memory chips to process a large amount of data without a data input time delay when the clock frequency of an appliance is greater than that of the memory chips.

[0054] Referring to FIG. **7**, a memory chip **102** may include a plurality of memory regions BNKn. The memory regions BNKn may be memory regions logically defined in a single memory chip. On the other hand, the memory regions BNKn may include a plurality of memory chips, which are physically separated from each other. Data received through multichannels are distributed into and stored in the plurality of memory regions BNKn. Data outputted from the plurality of memory regions BNKn are outputted to an external circuit through the multi-channels.

[0055] As described above, the data can be inputted/outputted using the optical signal to remarkably increase the data transfer rate between the appliance and the memory module.

[0056] Using a multi-channel characteristic of the optical signal, a large amount of data can be inputted/outputted simultaneously, thereby improving a data processing capacity.

[0057] The data transfer rate and the data processing capacity increase using the optical signal and the multi-channel, thereby remarkably improving a data processing rate.

[0058] The above-disclosed subject matter is to be considered illustrative, and not restrictive, and the appended claims are intended to cover all such modifications, enhancements, and other embodiments, which fall within the true spirit and scope of the present invention. Thus, to the maximum extent allowed by law, the scope of the present invention is to be determined by the broadest permissible interpretation of the

following claims and their equivalents, and shall not be restricted or limited by the foregoing detailed description.

What is claimed is:

1. A memory system using an optical signal, comprising: a memory chip;

- an optical detector configured to convert a first optical signal into a first electrical signal; and
- a memory controller configured to receive the first electrical signal from the optical detector and control input of data to the memory chip in response to the first electrical signal.

2. The memory system of claim 1, wherein the memory controller is further configured to transmit a first data signal to the memory chip in response to the first electrical signal.

3. The memory system of claim **1**, further comprising optical input terminals configured to receive the first optical signal from an external device.

4. The memory system of claim **1**, further comprising an optical generator configured to receive a second electrical signal from the memory controller and convert the second electrical signal into a second optical signal.

5. The memory system of claim **4**, wherein the memory controller is further configured to receive a second data signal from the memory chip and transmit the second electrical signal to the optical generator.

6. The memory system of claim **4**, further comprising optical output terminals configured to output the second optical signal to an external device.

7. The memory system of claim 4, further comprising power terminals configured to receive external power and to provide the external power to the memory chip, the memory controller, the optical detector, and the optical generator.

8. The memory system of claim **7**, further comprising an internal power supply configured to supply internal power to the memory chip, the memory controller, the optical detector, and the optical generator.

9. The memory system of claim 8, further comprising a power management unit connected to the power terminals

and the internal power supply and configured to convert the external power into the internal power.

10. A memory system using an optical signal, comprising: a memory chip; and

- a memory controller configured to transmit a first electrical signal to an optical generator in response to a first data signal output from the memory chip,
- wherein the optical generator is configured to receive the first electrical signal from the memory controller and convert the first electrical signal into a first optical signal.

11. The memory system of claim **10**, further comprising optical output terminals configured to output the first optical signal to an external device.

12. The memory system of claim **10**, further comprising an optical detector configured to convert a second optical signal into a second electrical signal.

13. The memory system of claim 12, wherein the memory controller is further configured to receive the second electrical signal and transmit a second data signal to the memory chip in response to the second electrical signal.

14. The memory system of claim 12, further comprising optical input terminals configured to receive the second optical signal from an external device.

15. The memory system of claim **12**, further comprising power terminals configured to receive external power and to provide the external power to the memory chip, the memory controller, the optical detector, and the optical generator.

16. The memory system of claim **15**, further comprising an internal power supply configured to supply internal power to the memory chip, the memory controller, the optical detector, and the optical generator.

17. The memory system of claim 15, further comprising a power management unit connected to the power terminals and the internal power supply and configured to convert the external power into the internal power.

* * * * *