

US 20090221125A1

## (19) United States (12) Patent Application Publication (10) Pub. No.: US 2009/0221125 A1 Kim

### Sep. 3, 2009 (43) **Pub. Date:**

### (54) **BIPOLAR JUNCTION TRANSISTOR AND** MANUFACTURING METHOD THEREOF

Nam Joo Kim, Yongin-si (KR) (76) Inventor:

> Correspondence Address: THE LAW OFFICES OF ANDREW D. FORT-NEY, PH.D., P.C. **401 W FALLBROOK AVE STE 204** FRESNO, CA 93711-5835 (US)

- (21) Appl. No.: 12/464,071
- May 11, 2009 (22) Filed:

### **Related U.S. Application Data**

(62) Division of application No. 11/646,828, filed on Dec. 27, 2006, now Pat. No. 7,547,959.

#### (30)**Foreign Application Priority Data**

Dec. 30, 2005 (KR) ..... 10-2005-0134749

## **Publication Classification**

- (51) Int. Cl. H01L 21/331 (2006.01)
- U.S. Cl. ..... 438/312; 257/E21.371 (52)
- ABSTRACT (57)

An improved bipolar junction transistor and a method for manufacturing the same are provided. The bipolar junction transistor includes: a buried layer and a high concentration N-type collector region in a P-type semiconductor substrate; a low concentration P-type base region in the semiconductor substrate above the buried layer; a first high concentration P-type base region along an edge of the low concentration P-type base region; a second high concentration P-type base region at a center of the low concentration P-type base region; a high concentration N-type emitter region between the first and second high concentration base regions; and insulating layer spacers between the high concentration base regions and the high concentration emitter regions. In the bipolar junction transistor, the emitter-base distance can be reduced using a trench and an insulating layer spacer. This may improve base voltage and high-speed response characteristics.



# Fig. 1a

## **Related Art**



Fig. 1b

**Related Art** 



FIG. 2A



FIG. 2B



FIG. 3A







FIG. 3C



FIG. 3D







### **BIPOLAR JUNCTION TRANSISTOR AND MANUFACTURING METHOD THEREOF**

### RELATED APPLICATIONS

**[0001]** This application is a divisional of U.S. patent application Ser. No. 11/646,828, filed on Dec. 27, 2006, which is incorporated herein by reference in its entirety.

#### BACKGROUND OF THE INVENTION

[0002] 1. Field of the Invention

**[0003]** The present invention relates to a manufacturing technology of a semiconductor device, and more particularly to a bipolar junction transistor capable of reducing an interval between an emitter and a base using a trench process and an insulating layer spacer and a method for manufacturing the same.

[0004] 2. Description of the Related Art

**[0005]** In general, in a bipolar junction transistor (BJT), electrons and holes function as a current carrier. Because such a bipolar junction transistor has high response speed, it has been widely as high speed and high frequency devices.

**[0006]** FIG. 1*a* and FIG. 1*b* are views showing a construction of a bipolar junction transistor according to the related art.

**[0007]** FIG. 1*a* is a plan view, and FIG. 1*b* is a cross-sectional view of the bipolar junction transistor taken along line A-A.

[0008] FIG. 1*a* and FIG. 1*b*, a high concentration N-type collector region 11 including a buried layer 11a is formed in a semiconductor substrate 10, and a selective ion implantation process is performed to form a low concentration P-type base region 12, which is an intrinsic base.

**[0009]** The selective ion implantation process for the high concentration base region is again performed to form a high concentration P-type base region **13** being an extrinsic base, and form a high concentration N-type emitter region **14** beside the high concentration P-type base region **13**.

**[0010]** In the bipolar junction transistor, in order to form an emitter region 14 and a base region 13 by an ion implantation, a photolithography process is required. Accordingly, the emitter region 14 and the base region 13 need to maintain a predetermined distance in consideration of misalign in the photolithography process. When the emitter region 14 and the base region are spaced apart from each other greater than a predetermined distance, the extrinsic base 13 is far from an intrinsic base 12, which is positioned at a lower end of an emitter 14.

**[0011]** In this case, a base voltage of the bipolar junction transistor drops to reduce a response speed of the bipolar junction transistor.

### SUMMARY OF THE INVENTION

**[0012]** Accordingly, the present invention is directed to a bipolar junction transistor that substantially obviates one or more problems due to limitations and disadvantages of the related art.

**[0013]** An object of the present invention is to provide a bipolar junction transistor, which may reduce an interval between an emitter and a base.

**[0014]** Another object of the present invention is to provide a bipolar junction transistor, which enhances a base voltage characteristic and a high-speed response characteristic. **[0015]** Additional advantages, objects, and features of the invention will be set forth in part in the description which follows and in part will become apparent to those skilled in the art upon examination of the following or may be learned from practice of the invention. The objectives and other advantages of the invention may be realized and attained by the structure(s) particularly pointed out in the written description and claims hereof as well as the appended drawings.

**[0016]** To achieve these objects and other advantages and in accordance with the purpose of the invention, as embodied and broadly described herein, there is provided a bipolar junction transistor and a method for manufacturing the same having a following arrangement.

**[0017]** There is provided a bipolar junction transistor comprising: a buried layer and a high concentration N-type collector region formed in a P-type semiconductor substrate; a low concentration P-type base region formed in the semiconductor substrate above the buried layer; a first high concentration P-type base region formed along an edge of the low concentration P-type base region; a second high concentration P-type base region; a second high concentration P-type base region; a high concentration N-type emitter region formed between the first and second high concentration base regions; and insulating layer spacers between the high concentration base regions and the high concentration emitter regions.

**[0018]** In the bipolar junction transistor of the present invention, the first and second high concentration base regions and the high N-type emitter region are formed of a doped polysilicon.

[0019] In another aspect of the present invention, there is provided method for manufacturing a bipolar junction transistor comprising: forming a high concentration N-type collector region including a buried layer in a P-type semiconductor substrate; forming a low concentration P-type base region in the semiconductor substrate above the buried layer; etching the semiconductor substrate in the low concentration base region to form a trench; depositing a first polysilicon layer doped with a high concentration P-type impurity at an entire surface of the semiconductor substrate, and depositing a first insulating layer on the first polysilicon layer; anisotropically etching the first insulating layer to form a first insulating layer spacer, and anisotropically etching the first polysilicon layer to form a first high concentration P-type base region; depositing and anisotropically etching an entire surface of a second insulating layer to form a second insulating layer spacer; depositing and anisotropically etching an entire surface of a second polysilicon layer doped with a high concentration N-type impurity to form a high concentration N-type emitter region; depositing and anisotropically etching an entire surface of a third insulating layer to form a third insulating layer spacer; and depositing and anisotropically etching a third insulating layer doped with a high concentration P-type impurity to form a second concentration P-type base region.

**[0020]** It is to be understood that both the foregoing general description and the following detailed description of the present invention are exemplary and explanatory and are intended to provide further explanation of the invention as claimed.

### BRIEF DESCRIPTION OF THE DRAWINGS

**[0021]** The accompanying drawings, which are included to provide a further understanding of the invention and are

incorporated in and constitute a part of this application, illustrate embodiment(s) of the invention and together with the description serve to explain the principle(s) of the invention. In the drawings:

**[0022]** FIGS. 1*a* and 1*b* are a plan view and a cross-sectional view showing a construction of a bipolar junction transistor according to the related art;

**[0023]** FIGS. 2*a* and 2*b* are a plan view and a cross-sectional view showing a construction of a bipolar junction transistor according to an embodiment of the present invention; and

**[0024]** FIGS. *3a* through *3e* are cross-sectional views of a bipolar junction transistor for describing a method for manufacturing a bipolar junction transistor according to the embodiment of the present invention.

### DETAILED DESCRIPTION OF THE INVENTION

**[0025]** Reference will now be made in detail to the preferred embodiments of the present invention, examples of which are illustrated in the accompanying drawings. Wherever possible, the same reference numbers will be used throughout the drawings to refer to the same or like parts.

**[0026]** FIG. 2*a* is a plan view showing a construction of a bipolar junction transistor manufactured by the embodiment of the present invention.

[0027] Referring to FIGS. 2*a* and 2*b*, a high concentration N-type collector region 21 including a high concentration N-type buried layer 21a is formed in a P-type semiconductor substrate 20. A low concentration P-type base region 22 being an intrinsic base is formed in the semiconductor substrate 20 above the buried layer 21a.

**[0028]** Two P-type base regions 23a and 23b being the extrinsic base are formed in the low concentration base region 22. A first high concentration base region 23a is formed along an edge of the low concentration base region 22, the second high concentration base region 23b is formed at a center of the low concentration base region 22. An N-type emitter region 24 is formed between the first and second high concentration base regions 23a and 23b.

[0029] One or two insulating layer spacers 25a, 15b, and 25c are formed between the high concentration base regions 23a and 23b, and the high concentration emitter region 24 adjacent to each other.

[0030] Such a structure may reduce an interval between the emitter 24 and bases 23a and 23b to the utmost, and improve a base voltage characteristic and a high-speed response characteristic.

**[0031]** The following is a method for manufacturing the bipolar junction transistor. A construction of the bipolar junction transistor will be apparent from a following explanation of a manufacturing method thereof.

**[0032]** First, referring to FIG. *3a*, an N-type high concentration collector region **21** including a high concentration n+ buried layer **21***a* is formed in a P-type semiconductor substrate **20**.

[0033] Next, a P-type low concentration base region 22 being an intrinsic base is formed in the semiconductor substrate 20 above the buried layer 21*a*.

[0034] Further, the semiconductor substrate 20 in the low concentration P-type base region 22 is etched to form a trench 26. For the reference, the trench 26 is region to form an extrinsic base with an emitter in a subsequent process.

[0035] Then, as shown in FIG. 3b, an entire surface of a first polysilicon layer 23a is deposited on a semiconductor sub-

strate 20 in which the trench 26 is formed, and a first insulating layer 25a is again deposited thereon. The first polysilicon layer 23a is a layer doped with high concentration P-type impurities.

[0036] Subsequently, as shown in FIG. 3C, after the first insulating layer 25a is anisotropically etched, the first polysilicon layer 23a is also anisotropically etched.

**[0037]** As a result, the first polysilicon layer **23***a* remains at a sidewall of a trench in a form of a spacer to form the first high concentration P-type base region.

**[0038]** Moreover, the first insulating layer 25a remains at a sidewall of the first high concentration base region 23a to form a first insulating layer spacer.

**[0039]** Next, with reference to FIG. *3d*, an entire surface of the second insulating layer is deposited and anisotropically etched to form a second insulating layer spacer *25b*.

**[0040]** Then, an entire surface of the second polysilicon layer doped with high concentration N-type impurities is deposited and anisotropically etched to form high concentration N-type emitter region 24.

**[0041]** Subsequently, referring to FIG. 3*e*, an entire surface of a third insulating layer is deposited and anisotropically etched to form a third insulating layer spacer 23*c*. Then, an entire surface of the third polysilicon layer doped with high concentration P-type impurities is etched and anisotropically etched to form high concentration P-type base region 23*b*.

**[0042]** As is seen from the forgoing description, in an NPN bipolar junction transistor, a distance between an emitter and a base can be near embodied to the utmost using a trench process and an insulating layer spacer. This may improve a base voltage characteristic and a high-speed response characteristic.

**[0043]** Although the present invention has described an NPN bipolar junction transistor and a method for manufacturing the same, a PNP bipolar junction transistor and a manufacturing method thereof can be embodied by the same manner as another embodiment.

**[0044]** It will be apparent to those skilled in the art that various modifications and variations can be made in the present invention. Thus, it is intended that the present invention covers the modifications and variations of this invention provided they come within the scope of the appended claims and their equivalents.

What is claimed is:

1. A method for manufacturing a bipolar junction transistor comprising:

- forming a collector region having a first conductivity type in a semiconductor substrate having a second conductivity type;
- forming a low concentration base region having the second conductivity type in the semiconductor substrate adjacent to the collector region;
- etching the semiconductor substrate in the low concentration base region to form a trench;
- depositing a first doped polysilicon layer on an entire surface of the semiconductor substrate, and depositing a first insulating layer on the first doped polysilicon layer;
- etching the first insulating layer to form a first insulating spacer and etching the first doped polysilicon layer to form a first base region having the second conductivity type;
- forming a second insulating layer spacer on the first base region;

- forming an emitter region having the second conductivity type on the second insulating spacer and an exposed bottom surface of trench;
- forming a third insulating spacer on a sidewall of the emitter region; and
- forming a second base region having the second conductivity type between opposed portions of the third insulating spacer.

2. The method of claim 1, wherein forming the collector region comprises forming a buried layer in the semiconductor substrate.

**3**. The method of claim **2**, wherein the buried layer comprises a buried implant layer.

**4**. The method of claim **2**, wherein forming the high concentration N-type collector region further comprises forming a plug in electrical contact with the buried layer, adjacent to the low concentration base region in a horizontal direction.

5. The method of claim 2, wherein the plug comprises an implant plug.

6. The method of claim 2, wherein the low concentration P-type base region is in the semiconductor substrate above the buried layer.

7. The method of claim 1, wherein the first doped polysilicon layer includes a high concentration of a P-type impurity.

**8**. The method of claim **1**, wherein etching the first insulating layer comprises anisotropic etching.

**9**. The method of claim **1**, wherein etching the first polysilicon layer comprises anisotropic etching.

10. The method of claim 1, wherein forming the second insulating layer spacer comprises depositing a second insulating layer on an entire surface of the substrate, including the trench, and anisotropically etching the second insulating layer.

**11**. The method of claim **1**, wherein forming the emitter region comprises depositing a high concentration N-type silicon layer on the first insulating spacer and anisotropically etching the high concentration N-type silicon layer.

**12**. The method of claim **1**, wherein forming the third insulating spacer comprises depositing a third insulating layer on an entire surface of substrate, including the emitter region, and anisotropically etching the third insulating layer.

13. The method of claim 1, wherein forming the second base region comprises depositing a third polysilicon layer doped with a high concentration of impurity on an entire surface of the substrate, including between opposed third insulating spacer(s), and anisotropically etching the third polysilicon layer.

14. The method of claim 1, wherein the second conductivity type is a P-type, and the first conductivity type is an N-type.

\* \* \* \* \*