

US 20180261674A1

(19) United States (12) Patent Application Publication (10) Pub. No.: US 2018/0261674 A1

LOUBET et al.

(54) METHOD OF MAKING A SEMICONDUCTOR **DEVICE USING A DUMMY GATE**

- (71) Applicant: STMICROELECTRONICS, INC., Coppell, TX (US)
- (72) Inventors: Nicolas LOUBET, Guilderland, NY (US); Prasanna KHARE, Schenectady, NY (US)
- (21) Appl. No.: 15/979,326
- (22) Filed: May 14, 2018

Related U.S. Application Data

(60) Continuation of application No. 15/331,714, filed on Oct. 21, 2016, now Pat. No. 9,991,351, which is a continuation of application No. 14/976,781, filed on Dec. 21, 2015, now Pat. No. 9,905,662, which is a division of application No. 13/906,789, filed on May 31, 2013, now abandoned.

Publication Classification

(51) Int. Cl. H01L 29/417 (2006.01)H01L 29/78 (2006.01)

Sep. 13, 2018 (43) **Pub. Date:**

H01L 29/66	(2006.01)
H01L 29/08	(2006.01)
H01L 29/165	(2006.01)
H01L 27/088	(2006.01)
H01L 29/49	(2006.01)

- (52) U.S. Cl.
 - CPC H01L 29/41791 (2013.01); H01L 29/785 (2013.01); H01L 29/66795 (2013.01); H01L 29/66545 (2013.01); H01L 29/0847 (2013.01); H01L 29/165 (2013.01); H01L 29/66553 (2013.01); H01L 29/7851 (2013.01); H01L 27/0886 (2013.01); H01L 29/4916 (2013.01); H01L 29/7848 (2013.01)

(57) ABSTRACT

A method of making a semiconductor device includes forming a fin mask layer on a semiconductor layer, forming a dummy gate over the fin mask layer, and forming source and drain regions on opposite sides of the dummy gate. The dummy gate is removed and the underlying fin mask layer is used to define a plurality of fins in the semiconductor layer. A gate is formed over the plurality of fins.





FIG. 3









FIG. 4









FIG. 12









FIG. 20



FIG. 21

METHOD OF MAKING A SEMICONDUCTOR DEVICE USING A DUMMY GATE

FIELD OF THE INVENTION

[0001] The present invention relates to a method of making electronic devices, and more particularly, to a method of making semiconductor devices.

BACKGROUND

[0002] Semiconductor device technologies continue to evolve, providing higher chip density and operating frequencies. Fin-type field-effect transistors (FinFETs) are one type of transistor technology that is currently used to help provide desired device scaling while maintaining appropriate power consumption budgets.

[0003] A fin-type field effect transistor is a transistor that is formed with a fin of material. A fin is a relatively narrow width and relatively tall height structure that protrudes from the top surface of a semiconductor layer. The fin width is intentionally kept small to limit the short channel effect.

[0004] In a conventional FinFET, a gate conductor is positioned on the top surface of the semiconductor layer and over a portion of the fin. The gate conductor runs parallel to the top of the semiconductor layer and is perpendicular to the fin length such that the gate conductor intersects a portion of the fin. An insulator (e.g., gate oxide) separates the gate conductor from the fin. Further, the region of the fin that is positioned below the gate conductor defines a semiconductor channel region. The FinFET structure can include multiple fins, in which case the gate conductor would wrap around, as well as fill in, the space between these fins.

[0005] The fins extend across the active area of the semiconductor layer into where the raised source/drain regions are to be formed. A selective epitaxial growth/deposition process is used to form the raised source/drain regions. The raised source/drain regions typically comprise epitaxially grown silicon (Si) or silicon germanium (SiGe), for example.

[0006] More particularly, epitaxially growing Si and SiGe facets may not form a rectangular profile on a silicon substrate having a (001) crystallographic orientation with a notch aligned in a <110> direction. Facets of the fin structure may exhibit a diamond shaped profile, which often occurs in conventional processing. This makes it difficult for source/ drain extension formations since diamond shaped epitaxy is difficult to drive the dopants in the channel for a good overlap.

[0007] One approach to form raised source/drain regions is disclosed in U.S. Pat. No. 8,310,013, which uses a damascene process to form the facets of the fin structure, i.e., the raised source/drain regions of the FinFET. The damascene process can be utilized to form unique and/or arbitrary profiles of the fin structure including the facets. The damascene process can utilize a capping layer that is patterned to define a desired facet profile. The capping layer can provide improved profile control. For example, the facets may be formed having a rectangular profile. Nonetheless, there is still a need for other approaches to form raised source/drain regions for a FinFET.

SUMMARY

[0008] A method of making a semiconductor device includes forming a fin mask layer on a semiconductor layer,

forming a dummy gate over the fin mask layer, and forming source and drain regions on opposite sides of the dummy gate. The dummy gate may be removed and the underlying fin mask layer may then be used to define a plurality of fins in the semiconductor layer. A gate is formed over the plurality of fins.

[0009] Forming the dummy gate may comprise forming the dummy gate so that portions of the fin mask layer extend outwardly therefrom. The method may further comprise forming a dummy gate mask layer over the dummy gate, and removing the portions of the fin mask layer that extend outwardly from the dummy gate using the dummy gate mask layer.

[0010] Forming the source and drain regions may comprise forming raised source and drain regions. Removing the portions of the fin mask layer that extend outwardly from the dummy gate advantageously allows the raised source and drain regions to be more easily formed. With the fins removed from outside of the gate, the raised source and drain regions may be formed similar to bulk with comparable quality and control. This helps to enable strain techniques, such as silicon-germanium and silicon-carbon. Dopant drive-in (i.e., anneal) of the raised source and drain regions without the fins in place also allows for better source and drain extension overlap control.

[0011] The method may further comprise removing upper portions of the semiconductor layer on opposite sides of the dummy gate to define source and drain recesses, with the source and drain regions being formed in the respective source and drain recesses.

[0012] Forming the source and drain regions may comprise forming the source and drain regions of a different material than the semiconductor layer. Forming the dummy gate may comprise forming an oxide layer and a polysilicon layer thereover.

[0013] The method may further comprise forming sidewall spacers on the dummy gate. The method may further comprise optionally removing the underlying fin mask layer before forming the gate.

[0014] A semiconductor device may include a semiconductor layer, a plurality of semiconductor fins extending upwardly from the semiconductor layer and being spaced apart along the semiconductor layer, with each semiconductor fin having opposing first and second ends. A fin mask layer may be on the plurality of semiconductor fins. A gate may overlie the plurality of semiconductor fins and the fin mask layer, and have a width aligned with the opposing first and second ends of the plurality of semiconductor fins. Source and drain regions may be on opposite sides of the gate.

BRIEF DESCRIPTION OF THE DRAWINGS

[0015] FIG. **1** is a flowchart illustrating a method for making a semiconductor device in accordance with the present embodiment.

[0016] FIGS. **2** and **3** are top and cross-sectional side views showing formation of a fin mask layer on a semiconductor layer in accordance with the present embodiment.

[0017] FIGS. 4, 5 and 6 are top and cross-sectional side views showing formation of a dummy gate over a portion of the fin mask layer fin shown in FIG. 2.

[0018] FIGS. **7**, **8**, **9** and **10** are top and cross-sectional side views showing removal of the portions of the fin mask layer that extend outwardly from the dummy gate shown in FIG. **4**.

[0019] FIG. **11** is a cross-sectional side view showing sidewall spacers added to the dummy gate shown in FIG. **10**, and the formation of source and drain recesses.

[0020] FIG. **12** is a cross-sectional side view showing raised source and drain regions formed in the source and drain recesses shown in FIG. **11**.

[0021] FIGS. **13**, **14** and **15** are top and cross-sectional side views showing dielectric deposition and chemical mechanical planarization (CMP) after forming the source and drain regions shown in FIG. **11**.

[0022] FIGS. **16**, **17** and **18** are top and cross-sectional side views showing formation of the fins in the semiconductor layer using the fin mask layer shown in FIGS. **13**, **14** and **15**.

[0023] FIG. 19 is a cross-sectional side view showing removal of the fin mask layer from the fin shown in FIG. 17. [0024] FIGS. 20 and 21 are cross-sectional side views showing the gate formed over the fins shown in FIGS. 17 and 18.

DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENTS

[0025] The present embodiments will now be described more fully hereinafter with reference to the accompanying drawings, in which preferred embodiments are shown. The embodiments may, however, be embodied in many different forms and should not be construed as limited to the embodiments set forth herein. Rather, these embodiments are provided so that this disclosure will be thorough and complete, and will fully convey the scope of the disclosure to those skilled in the art. Like numbers refer to like elements throughout.

[0026] A method of making a semiconductor device will now be discussed in reference to the flowchart **200** in FIG. **1** and to the process flow illustrated in FIGS. **2-11**. As will be discussed in greater detail below, the fins are removed from outside of the gate so that the raised source and drain regions may be more easily formed. This helps to enable strain techniques, such as silicon-germanium and siliconcarbon. Dopant drive-in (i.e., anneal) of the raised source and drain regions without the fins in place also allows for better overlap control.

[0027] Referring initially to the flowchart 200 in FIG. 1 and to the process flow illustrated in FIGS. 2 and 3, the method includes, from the start (Block 202), forming a fin mask layer 36 on a semiconductor layer 34 at Block 204. The illustrated process flow includes forming the fin mask layer 36 across an active area of the semiconductor layer 34. [0028] A top view of the fin mask layer 36 on the semiconductor layer 34 is illustrated in FIG. 2, and a crosssectional side view along line AA' is illustrated in FIG. 3. The illustrated semiconductor layer 34 is on a dielectric layer 32 and is configured as a semiconductor on insulator (SOI). The dielectric layer 32 is on a semiconductor layer 30. As an example, the semiconductor layers 30 and 34 are silicon, the dielectric layer 36 is silicon dioxide or silicon oxide, and the fin mask layer 36 is silicon nitride.

[0029] A dummy gate 44 is formed over a portion of the fin mask layer 36 at Block 206 so that portions 37 of the fin mask layer extend outwardly therefrom, as illustrated in

FIG. 4. The dummy gate 44 is polysilicon, for example, and surrounds the upper and side surfaces of the fin mask layer 36. A dielectric layer 42 is between the fin mask layer 36 and the dummy gate 44. A dummy gate mask layer 46 is then formed over the dummy gate 44 at Block 208. A top view of the dummy gate mask layer 46 and dummy gate 44 over a portion of the fin mask layer 36 is illustrated in FIG. 4.

[0030] A cross-sectional side view along lines AA' through a center of the dummy gate 44 is illustrated in FIG. 5. A cross-sectional side view along lines BB' through the portions 37 of the fin mask layer 36 that extend outwardly from the dummy gate 44 is illustrated in FIG. 6. The dummy gate mask layer 46 is polysilicon, and the dielectric layer 42 is silicon dioxide, for example.

[0031] The portions 37 of the fin mask layer 36 that extend outwardly from the dummy gate 40 are removed at Block 210 using the dummy gate mask layer 46, as illustrated in FIG. 7. A reactive ion etching (RIE) process clears the active area of the fin mask layer 36 so that silicon only is in the area where the source and drain regions are to be formed. A top view of this process is illustrated in FIG. 7.

[0032] A cross-sectional side view along lines AA' through a center of the dummy gate 44 is illustrated in FIG. 7. A cross-sectional side view along lines BB' with the portions 37 of the fin mask layer 36 removed is illustrated in FIG. 8. Also, a cross-sectional side view along lines CC' through the dummy gate 44 is illustrated in FIG. 10.

[0033] Sidewall spacers 50 are formed on the dummy gate 44 at Block 212, as illustrated in 11. The sidewall spacers 50 are silicon nitride, for example, and protect the dummy gate 44 during formation of the source and drain regions. Upper portions of the semiconductor layer 34 on opposite sides of the dummy gate 44 are removed at Block 214 to define source and drain recesses 52, 54. The recesses 52, 54 are optional, but they provide better strain in the channel since the amount of material in front of the channel is increased.

[0034] Source and drain regions 62, 64 are formed at Block 216 in the source and drain recesses 52, 54. A selective epitaxial growth/deposition process is used to form the raised source and drain regions 62, 64. The raised source/drain regions 62, 64 typically comprise epitaxially grown silicon or silicon germanium, for example. In the illustrated embodiment, the raised source/drain regions 62, 64 are epitaxially grown silicon germanium.

[0035] Removing the portions 37 of the fin mask layer 36 that extend outwardly from the dummy gate 44 advantageously allows the raised source and drain regions 62, 64 to be more easily formed. The raised source and drain regions 62, 64 may now be formed similar to bulk with comparable quality and control. This helps to enable strain techniques, as readily appreciated by those skilled in the art. Dopant drive-in (i.e., anneal) of the raised source and drain regions 62, 64 without the fins in place also allows for better source and drain extension overlap control.

[0036] After the raised source and drain regions **62**, **64** have been formed, a dielectric layer **66** is deposited, as illustrated in FIG. **13**. A chemical mechanical planarization (CMP) is then performed so that an upper surface of the dielectric layer **66** is coplanar with an upper surface of the dummy gate mask layer **46**.

[0037] A top view after deposition and CMP of the dielectric layer 66 is illustrated in FIG. 13. A cross-sectional side view along lines AA' through a center of the dummy gate 44

is illustrated in FIG. **14**. Also, a cross-sectional side view along lines BB' through the dummy gate **44** is illustrated in FIG. **15**.

[0038] The dummy gate mask layer 46 and the dummy gate 44 are removed at Block 218 and the underlying fin mask layer 36 is used to define a plurality of fins 70 in the semiconductor layer 34, as illustrated in FIG. 17. A top view of the fins 70 underlying the fin mask layer 36 is illustrated in FIG. 16. A cross-sectional side view along lines AA' through a center of the fins 70 is illustrated in FIG. 17. Also, a cross-sectional side view along lines CC' through the fins 70 is illustrated in FIG. 18. The fin mask layer 36 may optionally be removed at Block 220, as illustrated in FIG. 19.

[0039] A gate 80 is formed over the plurality of fins 70 at Block 222, as best illustrated in FIG. 21. The gate 80 includes a polysilicon layer 82 on a dielectric layer 84. The method ends at Block 224.

[0040] After completion of the above described process flow, a resulting semiconductor device, as best illustrated in FIGS. 20 and 21, includes a semiconductor layer 34, a plurality of semiconductor fins 70 extending upwardly from the semiconductor layer and being spaced apart along the semiconductor layer, with each semiconductor fin having opposing first and second ends. A fin mask layer 36 is on the plurality of semiconductor fins 70. The fin mask layer 36 includes a plurality of spaced apart fin mask sections, with each fin mask section on a respective semiconductor fin 70. A gate 80 overlies the plurality of semiconductor fins 70 and the fin mask layer 36, and has a width aligned with the opposing first and second ends of the plurality of semiconductor fins, as best illustrated by the top view in FIG. 16. Source and drain regions 62, 64 are on opposite sides of the gate 80.

[0041] Many modifications and other embodiments will come to the mind of one skilled in the art having the benefit of the teachings presented in the foregoing descriptions and the associated drawings. Therefore, it is understood that the disclosure is not to be limited to the specific embodiments disclosed, and that modifications and embodiments are intended to be included within the scope of the appended claims.

1. A semiconductor device, comprising:

- a first semiconductor layer having a first portion, a second portion, and a third portion;
- a fin in the first portion of the first semiconductor layer;
- a gate on the fin;
- sidewall spacers adjacent to the gate;
- a source region on the second portion of the first semiconductor layer and adjacent to a first side of the fin, the source region spaced apart from the gate by a first spacer of the sidewall spacers; and
- a drain region on the third portion of the first semiconductor layer and adjacent to a second side of the fin, the drain region spaced apart from the gate by a second spacer of the sidewall spacers.

2. The semiconductor device of claim 1 wherein the sidewall spacers are on the fin.

3. The semiconductor device of claim **1** wherein the gate includes a dielectric layer and a polysilicon layer on the dielectric layer.

4. The semiconductor device of claim **1** wherein the fin extends between the second portion and the third portion of the first semiconductor layer.

5. The semiconductor device of claim **1**, further comprising:

- a second semiconductor layer; and
- a dielectric layer on the second semiconductor layer, the first semiconductor layer being on the dielectric layer and spaced from the second semiconductor layer by the dielectric layer.

6. The semiconductor device of claim 1 wherein the first portion includes a surface that extends between the second portion and the third portion, and the fin protrudes from the surface of the first portion.

7. The semiconductor device of claim 1, further comprising a fin mask layer between the fins and the gate.

8. A semiconductor device, comprising:

- a first semiconductor layer having a first portion extending in a first direction and a fin extending in a second direction from the first portion, the second direction transverse to the first direction;
- a source region and a drain region on the first portion of the first semiconductor layer;
- sidewall spacers extending in the second direction from the fin of the first semiconductor layer;
- a gate on the fin and between the sidewall spacers, the gate being spaced from the source region and the drain region by the sidewall spacers.

9. The semiconductor device of claim **8** wherein the gate includes a dielectric layer and a polysilicon layer on the dielectric layer.

10. The semiconductor device of claim 8 wherein the gate has a width in the first direction corresponding to a distance between inwardly facing side surfaces of the sidewall spacers.

11. The semiconductor device of claim 8, further comprising:

- a second semiconductor layer; and
- a dielectric layer on the second semiconductor layer, wherein the first semiconductor layer is on the dielectric layer and is spaced from the second semiconductor layer by the dielectric layer.

12. The semiconductor device of claim 8, further comprising a fin mask layer on an upper surface of the fin, the fin mask layer spacing the upper surface from the gate.

13. A device, comprising:

- a substrate;
- a first dielectric layer on the substrate;
- a semiconductor layer on the first dielectric layer, the semiconductor layer including a fin having a first surface that is spaced from a second surface of the semiconductor layer;
- a gate on the first surface of the fin of the semiconductor layer;
- sidewall spacers on the first surface of the fin adjacent to the gate;
- a source region on the second surface of the semiconductor layer; and
- a drain region on the second surface of the semiconductor layer, the fin and the gate being between the source and drain.

14. The device of claim 13, further comprising a fin mask layer on the fin between the first surface and the gate.

15. The device of claim **13** wherein the source region and the drain region are spaced from the gate by the sidewall spacers.

16. The device of claim 13, further comprising a second dielectric layer on the source region and the drain region, the second dielectric layer begin adjacent to the sidewall spacers.

17. The device of claim 16 wherein a surface of the second dielectric layer is coplanar with an upper surface of the gate.

* * * * *