(19) World Intellectual Property Organization

International Bureau





(43) International Publication Date 7 July 2005 (07.07.2005)

PCT

(10) International Publication Number $WO\ 2005/062467\ A3$

(51) International Patent Classification⁷: H03K 19/003

(21) International Application Number:

PCT/US2004/036814

(22) International Filing Date:

5 November 2004 (05.11.2004)

(25) Filing Language: English

(26) Publication Language: English

(30) Priority Data:

10/731,387 9 December 2003 (09.12.2003)


(71) Applicant (for all designated States except US): HONEY-WELL INTERNATIONAL INC. [US/US]; 101 Columbia Road, P.O. Box 2245, Morristown, NJ 07960 (US).

- (72) Inventors; and
- (75) Inventors/Applicants (for US only): CARLSON, Roy, M. [US/US]; 2625 Fountain Lane North, Plymounth, MN 55447 (US). ERSTAD, David, O. [US/US]; 512 Milbert Road, Minnetonka, MN 55305 (US).

- (74) Agents: HOIRIIS, David et al.; Honeywell International INC., 101 Columbia Road, P.O. Box 2245, Morristown, NJ 07960 (US).
- (81) Designated States (unless otherwise indicated, for every kind of national protection available): AE, AG, AL, AM, AT, AU, AZ, BA, BB, BG, BR, BW, BY, BZ, CA, CH, CN, CO, CR, CU, CZ, DE, DK, DM, DZ, EC, EE, EG, ES, FI, GB, GD, GE, GH, GM, HR, HU, ID, IL, IN, IS, JP, KE, KG, KP, KR, KZ, LC, LK, LR, LS, LT, LU, LV, MA, MD, MG, MK, MN, MW, MX, MZ, NA, NI, NO, NZ, OM, PG, PH, PL, PT, RO, RU, SC, SD, SE, SG, SK, SL, SY, TJ, TM, TN, TR, TT, TZ, UA, UG, US, UZ, VC, VN, YU, ZA, ZM, ZW.
- (84) Designated States (unless otherwise indicated, for every kind of regional protection available): ARIPO (BW, GH, GM, KE, LS, MW, MZ, NA, SD, SL, SZ, TZ, UG, ZM, ZW), Eurasian (AM, AZ, BY, KG, KZ, MD, RU, TJ, TM), European (AT, BE, BG, CH, CY, CZ, DE, DK, EE, ES, FI, FR, GB, GR, HU, IE, IS, IT, LU, MC, NL, PL, PT, RO, SE, SI, SK, TR), OAPI (BF, BJ, CF, CG, CI, CM, GA, GN, GQ, GW, ML, MR, NE, SN, TD, TG).

[Continued on next page]

(54) Title: SYSTEM LEVEL HARDENING OF ASYNCHRONOUS COMBINATIONAL LOGIC CIRCUITS



(57) Abstract: A system and method for hardening an asynchronous combinational logic circuit against Single Event Upset (SEU) is presented. The asynchronous combinational logic circuit is located between two asynchronous registers. A fault detector is used to detect a fault at an output of the asynchronous combinational logic circuit caused by SEU. If the fault detector detects a fault, a first asynchronous register is prevented from clearing stored data and a second asynchronous register is prevented from loading data from the asynchronous combinational logic circuit until the fault is cleared. Further, a timer circuit is used to ensure enough time elapses to allow the asynchronous combinational logic circuit to reevaluate itself. The asynchronous combinational logic circuit reevaluates itself by first propagating a NULL wave front to clear the fault and then propagating the data stored in the first asynchronous register to its outputs.



WO 2005/062467 A3



Published:

- with international search report
- before the expiration of the time limit for amending the claims and to be republished in the event of receipt of amendments

 $\textbf{(88)} \ \ \textbf{Date of publication of the international search report:}$

25 August 2005

For two-letter codes and other abbreviations, refer to the "Guidance Notes on Codes and Abbreviations" appearing at the beginning of each regular issue of the PCT Gazette.

INTERNATIONAL SEARCH REPORT

PCT/US2004/036814

			·		
A. CLASSIFICATION OF SUBJECT MATTER IPC 7 H03K19/003					
According to International Patent-Classification (IPC) or to both national classification and IPC					
B. FIELDS SEARCHED					
IPC 7	ocumentation searched (classification system followed by classificat G06F H03K	ion symbols)			
Documentation searched other than minimum documentation to the extent that such documents are included in the fields searched					
Electronic d	ata hase consulted during the international search (name of data ha	see and where practical search terms used)			
Electronic data base consulted during the international search (name of data base and, where practical, search terms used)					
ELO-111	ternal, PAJ, WPI Data, INSPEC, IBM-	סעו.			
			1		
C. DOCUMI	ENTS CONSIDERED TO BE RELEVANT	_			
Category °	Citation of document, with indication, where appropriate, of the re	levant passages	Relevant to claim No.		
Α	KOL R ET AL: "STATECHART METHODOLOGY FOR 1-10				
	THE DESIGN, VALIDATION, AND SYNTI				
	LARGE SCALE ASYNCHRONOUS SYSTEMS IEICE TRANSACTIONS ON INFORMATION				
	SYSTEMS, INSTITUTE OF ELECTRONICS		,		
	INFORMATION AND COMM. ENG. TOKYO	, JP,			
	vol. E80-D, no. 3, March 1997 (19	997-03),			
	pages 308-314, XP000723717 ISSN: 0916-8532				
	the whole document	·			
	·		·		
	-	-/			
1					
			-		
V Furth	ner documents are listed in the continuation of box C.	Patent family members are listed in	anney		
° Special categories of cited documents : "T" later document published after the international filling date					
	nt defining the general state of the art which is not ered to be of particular relevance	or priority date and not in conflict with th cited to understand the principle or theo invention			
"E" earlier d	ocument but published on or after the international ate	"X" document of particular relevance; the claim	imed invention		
"L" document which may throw doubts on priority claim(s) or involve an inventive step when the d			ment is taken alone		
citation or other special reason (as specified) cannot be considered to involve an inventive step when the					
other n		document is combined with one or more ments, such combination being obvious			
	nt published prior to the international filing date but an the priority date claimed	in the art. "&" document member of the same patent far	mily		
Date of the actual completion of the international search Date of mailing of the international search			n report		
27	7 May 2005	28/06/2005			
Name and m	nailing address of the ISA	Authorized officer			
	European Patent Office, P.B. 5818 Patentlaan 2 NL – 2280 HV Rijswijk				
	Tel. (+31–70) 340–2040, Tx. 31 651 epo nl, Fax: (+31–70) 340–3016	Meulemans, 8			

INTERNATIONAL SEARCH REPORT

rnational Application No PCT/US2004/036814

C.(Continuation) DOCUMENTS CONSIDERED TO BE RELEVANT			
Category °	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.	
A	HAUCK S: "ASYNCHRONOUS DESIGN METHODOLOGIES: AN OVERVIEW" PROCEEDINGS OF THE IEEE, IEEE. NEW YORK, US, vol. 83, no. 1, January 1995 (1995-01), pages 69-93, XP000495022 ISSN: 0018-9219 page 72, left-hand column - page 76, left-hand column; figures 3-7	1-10	