

(19) (KR)
(12) (B1)

(51) 。 Int. Cl.⁷
G06F 15/16

(45) 2003 06 18
(11) 10-0387541
(24) 2003 06 02

(21) 10-2000-0050729 (65) 2001-0050269
(22) 2000 08 30 (43) 2001 06 15

(30) 09/392,833 1999 09 09 (US)

(73) 10504

(72) 78726 11209

78729 13009

(74)

:

(54)

(a bus-based cache-coherence protocol)
 (a large-way symmetric multiprocessor system) (a distribu
 ted system structure)가 (address switch) ,
 (multiple memory subsystem) , (multiple master devices), (node controlle
 r) , I/O (I/O agent) (coher
 ent memory adapter) (command) ,
 (slave device) ,
 (queue) (broadcast) (snoop)
 (a deterministic delay) (coherency)
 (type) (phase)

1
 2
 3 SMP
 4 SMP (bus-based cache-coherent protocol) 가 (address path) (supporting) - -
 5 SMP (data path) - - 가
 6
 7
 8
 9a 9b
 10a-10b
 10c-10d 가 (local cycle) (global cycle)
 11 (phase)
 12a-12b

100 : 112 :
 114 : I/O 120 :
 122 : 124 :
 126 : 410, 420, 510, 520 :
 411, 412, 421, 511, 512, 521 :
 413, 414, 416, 417, 423, 424, 513, 514, 523, 524 :
 415, 425, 515, 525 : 430 :
 442, 444 :

(data throughput)
 he-coherence) (cac
 (wire) I/O (common system bus)
 (command) (a single-common-bus design)
 가 가 가
 (a single-bus-based)
 가 I/O (I/O agent) 가

(queuing delay) 가

가
ooping protocol)

(bus-based sn

가 " (home)" (site) 가

(directory-based protocol)
(a cache's identity)

((symmetric multiprocessor)(SMP)

2 4

가

SMP(a large-way SMP)

SMP

, I/O

(a deterministic delay)

(type)

(phase)

1

(112a,112b,112c)

(110)

가

(110)

(104)

(107)

(103)

(102)

(105),

(106)

tructions)

(

/ (I/O)

(114),

DRAM)
(firmware)(118)

(116)

(program ins

(118)

가 (turn-on

)

(112a - 112c)

(120)

(110)

가

가

가

1

(116)

가

(SMP) (110)

(112a - 112c)

(architecture) 가

2

가

(112)

(122)

(122)

(124)

(126)

" - (on-board)"

1

(116)

126) (112) (128) 가 (128) (1) (124, (128) (116)) 가 (128) 256 512 가 (112) IBM Power PC 604 (128) (112) (120) 2 2 가 (116) SMP 가 (memory location) 가 가 가 1, 2, 3, 4 가 가 가 1, 3, 4 가 (valid data order) 가 (granularity) (coherent)" 가 (the movement of the write permissions for data on a cache block basis) 가 (permission)" (the initiating processor) 가 3 (140a, 141a, 142a) (140, 141, 142) SMP L1 (140b, 141b, 142b), L2 (140c, 141c, 142c) L3 (140d, 141d, 142d) 가 (L3 L2) (copies) 가 (L3 L1 (inclusion) 가 가 L2 L3 가 (a common generalized interconnect)(143) (operation) 가 (snoop)" 가 가 가 (144) (140b, 140c, 140d) (the correct version) (144) (141,142) (140b) (polling) (, 140a)가 가 L1 (140b) L1 (140c) L2 (140d) L3 (140d) (143) (operation) (142a) 가 (, 142) (140) L2 (140c) L3 (142d) L1 (142d) L3 (142d)가 , L3 (142d) L3 (142d) (140) (140) (144) L3 (142d) (140) (retry)"

L3 (142d) L3 (144) (push)

," (intervention)" L3 (142d)

142d) (140), L3 (142d) L3 (142d) (14

2) L1 (140) (snoop push)" (142)

" " (140)

(state indicator) (state)" (143)

inter-cache connections)(140x,140y,141x,141y,142x,142y) (message traffic)

가 (a still active copy of

the block) 가 (shared)" (not shared)"

가 가

" (exclusive)" (mark) 가 가

가 가 가

가 가

(deallocation)

" (set)" (preset mapping function)

가 (the associativity of the cache)(

, 2- (2-way set associativity) (main memory)

가 (full) 가

(deallocate) (LRU),

-LRU (least recently used(LRU), random, pseudo-LRU)

가 (L1 L2)

(L3) 가

가 (eviction)"

가 ((143) (140x,141x,142x,140y,141y,142y)

(a distributed hardware structure)


SMP

6XX


(System Address Path Topology)

4 , SMP (supporting) 4

가 가



(System Data Path Topology)



(switching rate) (516) (542) 가 (515) N
 D_0 (517) (544) $N_0 D_{S-1}$
 (525) $N_{N-1} D_0$ (527) (544)
 $N_{N-1} D_0$ (526) (542)

(Node Controller Internal Address Paths)

6 (600) 4 (415,425) 5 (515,525) NC_x
 (600) 가 (buffering)
 가 (non-deterministic delay)
 (600) (601-604) 가 (601-604)
 (605-608) (input boundary latches : IN-BL)(609-612) (output
 boundary latches : IN-BL)(613-616) (609-612) (617-620)
 (617-620) 가 (617-620)
 620) (622), (623) AOut_x (624) (617-
 (624) (600) (601-604) (622) (623)
 (626) FROM_ASX_BL (627) (600) AIn_x (625)
 (intermediate latch)(628) 가 (613-616)
 가 (629-632) (601-604) 가
 가 FROM_ASX_BL
 가
 가 (arbiter)
 가 가 가 가
 (SnoopValid)"() 가 가 AIn_x
 AIn_x -P_x
 (633) FROM_ASX_BL (600)
 (636) (633) (634) (617-620)
 (629-632) (621) (635) /
 (600) (633)
 (637)

(Address Switch Internal Address Paths)

7 (700)
 AOut₀ -AOut₃ (701-704) (709-712) (713-716)
 (FIFO) (721-724) / (725)
 FIFO FIFO / (725)
 FIFO(721-724) (726) (733) / (725)
 / (725)
 7

(727,728), (729,730) AIn₄ - AIn₅ (731,732)
 (705-708) (717-720), (741-744) AIn₀ - AIn₃
 4 7 (717-720,727,728)

가
 가
 가
 가
 " (confused)" 가
 (its original transaction)
 " (collision)"

(Memory Subsystem Internal Address Paths)

8 MS_x
 (800) (800) (801)
 AIn_x (802) (a fixed delay pipe)
 FD(803) 가 FROM_ASX_BL
 AIn_x
 / FD(803) 가
 / 가 가
 가 (point-to-point mode) 가

(Node Controller Internal Data Path)

9a 9b NC_x
 (900) 4 (415,425) 5 (515,525) (900)
 가
 (900) P_x (901-904) 가 (90
 1-904) (905-908) (909-912) (913-916)
 (909-912) (917-920)
 6 9a 9b MS₀
 MS_{s-1} - - FIFO(FIFO C2C) . FIFO C2C
 (917-920) (925-9
 27) (925) (939) (MS₀)
 (935,936) (900) (MS_{s-1}) (925,926) (926)
 MS₀, MS_{s-1} N_xD₀ N_xD_{s-1} (937,938) (931,933)
 (939) (927)

FIFO(928)
 (900) (937,938) (MS₀)
 (MS_{S-1}) (935,936) (932,934) / (921-924)
 FIFO(929,930) . FIFO(928-930) (939)
 (921-924) (939) (940)
 (self-sufficient) 가

(Response Combination Block(RCB))

| | | | | | | |
|---------------------------------|--------------------------------------|-------------------------------------|-------------|--------------------------------------|--------------------------------------|-------------------------------------|
| 10a | 10b | 4 | 5 | 10a | 10b | AStat |
| () AStat | AResp | 가 | I/O | 10a | 10b | , AStat |
| AResp | | | | | | |
| 10a | P _x N _x AStOut | P _x | (1001-1004) | AStatOut | P _x N _x AStIn | (RCB)(1000) |
| AStatOut | MS _x | M _x AStIn | (1005 1006) | AStatIn | (1015,1016) RCB | AStatOut 가 |
| (1013,1014) | (1017,1018) | M _x AStIn | AStatIn | (1023-1026) | M _x P _x AStOut | M _x AStOut |
| 9-1022) | N _x P _x AStIn | AStatIn | (1027) | 가 | RCB | NC _x |
| (1027) | (1028) | ID(1029) | | | | AStatOut (101 |
| | | | | | | . ASX |
| 10B | ARespOut | (1001-1004) | RCB(1000) | P _x N _x AReOut | | |
| 006) RCB | M _x AReIn | P _x N _x AReIn | 가 | (1005,1 | | |
| | | ARespln | (1065,1066) | (1005,1006) | | |
| | | ARespln | ARespln | (1017,1018) | | |
| P _x AReIn | ARespln | (1073-1076) | RCB | ARespln | (1069-1072) | N _x |
| (1027) | (1028) | ID(1029) | | | | |
| 10a | 10b | | | / | AStatIn/AStatOut | A |
| Respln/ARespln | Respln/ARespln | | | / | AStatIn/AStatOut | ARespln/A |
| Respln/ARespln | | 가 | | | | |
| 가 | | AStatIn/AStatOut | | | ARespln/ARespln | |
| | | | | | | |
| | | RCB | AStatOut | ARespln | ARespln | 6XX |
| (6XX bus specification)(| | | AStatIn | ARespln | | , IBM Server Group Power PC MP Syst |
| wm Bus Description, Version 5.3 | | | ARespln | | | . RCB AStat |
| Out | ARespln | AStatIn | ARespln | | 가 | |

(Local/Global Cycles)

가
 가
 가
 " (local)" , 가 " (global)"
 가
 가
 가
 가
 (activity) , (occupied) (idle) 가

FROM_ASX_BL

FROM_ASX_BL

(Method for Achieving the Correct Completion Sequence for Tr

ansactions)

FROM_ASX_BL

가 가

FROM_ASX_BL

FROM_ASX_BL

AStat Retry

AResp Retry

가

가

가

AStat Retry

가

AResp Retry

AStat Retry

AResp Retry

AStat

AResp

RCB

RCB

10a

1

0d

가

(

)

가

(a global retry response)

(reissue)

(retire)

가

(reset)

가

(Phases of a Transaction)

, I/O

SMP

(timing paradox)가

가

1 1

가 1

2

가 2

1

2

가

가

11

1a

5

(chronologically)

1a

1

1a

1a

6

ID

)

IN_BL x (

x

(609-612)

1b

1b

(a Primary Address Response Output)

가

1b

2a

1b가

가

4

2a

(415)

(416)

(430)

(417)

2a

2b

FROM_ASX_BL

6

2b

FROM_ASX_BL

(627)

FROM_ASX_BL

2b

AStat AResp

3

2b가

가

Global Address Response In

6

3

(FROM_ASX_BL)

3

가

4

4

가

3

5

4

(read transaction)

(non-read transaction)

4

5

5

4가

(Types of Transactions)

가

가

(Read command),

(Null)

(Rerun)

, 6XX

DClaim

RWITM

Read

, Clean, DKill, Flush

가

WWC/WWK M=0 (Writes),
 WWK/WWF M=1
 SYNC TLBIE

(Node Controller Coherency Actions)

(contributed)
 가 AStat AResp,
 ry AStat AResp Null, Shared Retry 6XX 가 AStat Null, Ack, Ret
 , AResp Null, Shared Retry 가 , AResp
 12a-12b 가
 12a DClaim Read "X" 가 Null
 " (adverse)" , 6XX , DClaim
 Retry , Read ,
 FROM_ASX_BL 2b
 1a 1b Primary Response Null 2a ,
 (Global Response) 2b FROM_ASX_BL
 3 4 가
 (Global Response) 12a 가 1a DClaim 가 Read
 Primary AResp DClaim Primary AStat Retry , DClaim
 Global AStat AResp 가 1b DCl
 im 가 Read DClaim Primar
 y AStat , DClaim Primary AResp DClaim
 sp Retry , Read Global AStat ARE
 가 2a DClaim 가 Read , DClaim
 Global AResp DClaim Retry
 " - (self-retry)" 2a가
 , DClaim
 Read DClaim DClaim
 " (loses)" DClaim DClaim DClaim
 가 3 가 Read , Read
 Global AResp DClaim Retry Global Retry
 Retry DClaim , Read DClaim
 , DClaim , Read DClaim Retry
 가 4 DClaim 가 Read
 , Read 가 DClaim Global AResp DClaim Retr
 y 12b 가 DClaim Read
 " " (advers
 e)" , 6XX 가 , Null Retry
 , 12a , Read ,

FROM_ASX_BL 12b 가 1a Read 가 2b DClaim Pri
 Read Primary AStat Retry Read DClaim
 Read Global AStat Read Global AResp DClaim 가 2a Global
 Read AStat Global AResp DClaim Read " " Global
 Read Global AResp DClaim Global AResp Global AStat
 Read 가 3 4 Read 가 DClaim Retry DClaim
 Read m Global AStat Global AResp DClaim Global AResp DClaim
 12a 12b Retry ROM (encode)
 (microword)가 (microprogram) ROM (encode)
 (hardcode)
 I/O
 (component interface) 가
 가
 가 가 가
 가 , RAM, CD-ROM 가
 가 가 가

(57)

1.

(contributing)

2.

(a primary response window)

3.

(a global response window)

4.

| | | | | | | | | | |
|---|-----|--|--|----------------------|--|---|--|---|---|
| 3 | 5. | | | | | | | | |
| | | | | (conditional) | | | | | |
| 3 | 6. | | | | | | | | |
| | | | | (unconditional) | | | | | |
| 1 | 7. | | | | | | | | |
| | | | | | | | | | |
| 1 | 8. | | | | | | | | |
| | | | | | | | | | |
| 8 | 9. | | | | | | | 가 | |
| | | | | | | | | | |
| 9 | 10. | | | | | | | | 1 |
| | | | | | | | | | |
| 9 | 11. | | | | | | | | 2 |
| | | | | | | | | | |
| 9 | 12. | | | | | 1 | | 가 | |
| | | | | | | | | | |
| 9 | 13. | | | | | | | 가 | |
| | | | | | | | | | |
| 1 | 14. | | | | | | | | |
| | | | | | | | | | |
| 9 | 15. | | | | | | | | 1 |
| | | | | | | | | | |
| 9 | 16. | | | | | | | | |
| | | | | (a read transaction) | | | | | 1 |
| 1 | 17. | | | | | | | | |

(a response combination block)

1 18.

1 19.

19 20.



21. 21.



21 22.



23. 23.

23 24.


25.









7




8







9b





도 9a로부터



10b







11

트랜잭션의 상태

| 상태 | 사이클 수 | 상태 시작 | 상태 종료 | 위치/동작 |
|----|--------------------------|----------------------------------|---|-----------------------------------|
| 1a | 1 | 시스템내 제 1 사이클 | 시스템내 제 1 사이클 | 경계 래치 IN_BL 에 래치 |
| 1b | 트랜잭션의 형태에 의존 | 시스템내 제 2 사이클 | 트랜잭션에 대한 Primary ARespOut 의 마지막 사이클 | 노드 제어기내에 큐됨 |
| 2a | 미정 | 상태 1b 만료 이후의 사이클 | 트랜잭션이 FROM_ASX_BL 에 수신되기 전의 사이클 | 노드 제어기내에 큐되고 글로벌 스누프 동안 선택 |
| 2b | 1 | 트랜잭션이 FROM_ASX_BL 에 상주하는 동안의 사이클 | 트랜잭션이 FROM_ASX_BL 에 상주하는 동안의 사이클 | 글로벌 스누프 동안 경계 래치 FROM_ASX_BL 에 래치 |
| 3 | 일정 수의 사이클 | 상태 2b 만료 이후의 사이클 | 노드 제어기에 의해 검출된 트랜잭션의 Global ARespIn | 글로벌 스누프 동안 마스터 디바이스에게 브로드캐스트 |
| 4 | 트랜잭션의 형태에 의존 | 상태 3 만료 이후의 사이클 | 요청자에게 데이터 전송이 시작하기 이전 Read 트랜잭션 사이클 ----- 시스템에 대하여 트랜잭션의 Non-Read 트랜잭션 완료 | 트랜잭션의 실행 |
| 5 | Read 트랜잭션 및 전송될 데이터량에 의존 | 상태 4 만료 이후의 사이클 | 시스템에 대하여 트랜잭션의 완료 | 트랜잭션의 실행 |

12a

| | | | | | | |
|----------------|--|--|--------------------------------------|------------|--------------------------------------|--------------------------------------|
| DCI Claim 상태 : | 1a | 1b | 2a | 2b | 3 | 4 |
| DCI Claim (모듈) | Primary ASlot=Retry Primary AResp=X | Primary ASlot=X Primary AResp=Retry | Global ASlot=X Global AResp=Retry | --- --- | Global ASlot=X Global AResp=X | Global ASlot=X Global AResp=X |
| Reed (스누프됨) | Global ASlot=X Global AResp=X | Global ASlot=X Global AResp=X | Global ASlot=X Global AResp=Retry | --- --- | Global ASlot=X Global AResp=Retry | Global ASlot=X Global AResp=Retry |

12b

| | | | | | | |
|---------------|--|--|--------------------------------------|------------|--------------------------------------|--------------------------------------|
| Read 상태 : | 1a | 1b | 2a | 2b | 3 | 4 |
| Read (로컬) | Primary ASlat=Retry Primary AResp=X | Primary ASlat=X Primary AResp=Retry | Global ASlat=X Global AResp=X | --- --- | Global ASlat=X Global AResp=X | Global ASlat=X Global AResp=X |
| DClaim (스누프럼) | Global ASlat=X Global AResp=X | Global ASlat=X Global AResp=X | Global ASlat=X Global AResp=Retry | --- --- | Global ASlat=X Global AResp=Retry | Global ASlat=X Global AResp=Retry |