

US 2015O1 03565A1

(19) United States (12) Patent Application Publication (10) Pub. No.: US 2015/0103565 A1 SHIMAMORI et al. (43) Pub. Date: Apr. 16, 2015 SHIMAMORI et al.

(54) DC-TO-DC CONVERTER (52) U.S. Cl.

- (71) Applicant: FUJITSU LIMITED, Kawasaki-shi (JP) (57) ABSTRACT
-
-
-

- -

CPC H02M3/33538 (2013.01)

(72) Inventors: **HIROSHI SHIMAMORI**, Yokosuka A direct current to direct current converter includes: a trans-
(JP); **Yukio Yoshino**, Tokorozawa (JP) former configured to vary a direct-current voltage applied to former configured to vary a direct-current voltage applied to a first side and output the varied direct-current Voltage to a second side; a switch configured to periodically switch the (21) Appl. No.: 14/510,524 second side, a switch comigured to periodically switch the compared to the first side of the transformer; a loadcurrent detecting circuit configured to detect load current (22) Filed: Oct. 9, 2014 flowing in the second side of the transformer, and a switch-Ing-frequency switching circuit configured to switch, when a
magnitude of the load current detected by the load-current (30) **Foreign Application Priority Data** magnitude of the load current detected by the load-current detecting circuit is Smaller than a predetermined threshold, a Oct. 15, 2013 (JP) 2013-214968 frequency for Switching the Switch from a first frequency to a second frequency lower than the first frequency, and to Publication Classification switch, when the magnitude of the load current detected by the load-current detecting circuit is larger than the predeter (51) Int. Cl. mined threshold, the frequency for switching the switch from $H02M3335$ (2006.01) the second frequency to the first frequency. the second frequency to the first frequency.

FIG. 2A

FIG. 2B

FIG. 6B

FIG. 7

FIG. 9A

FIG. 9B

FIG. 10

DC-TO-DC CONVERTER

CROSS-REFERENCE TO RELATED APPLICATION

[0001] This application is based upon and claims the benefit of priority of the prior Japanese Patent Application No. 2013-214968, filed on Oct. 15, 2013, the entire contents of which are incorporated herein by reference.

FIELD

[0002] The embodiments discussed herein are related to a direct current to direct current (DC-to-DC) converter.

BACKGROUND

0003. In DC-to-DC converters used for power-supply devices and so on, a variety of technologies for improving the power conversion efficiencies have been disclosed in order to deal with energy saving regulations in recent years.

[0004] For example, there has been a known switching power-supply device including a rectifier circuit, a Switching element, a power converter, a detector, and a control circuit. The rectifier circuit converts power from an alternating-cur rent power supply into direct-current power, and the switching element intermittently Switches on the direct-current power, obtained from the rectifier circuit, via a primary winding of a transformer. The power converter has a secondary winding and a tertiary winding that induce power corresponding to the power supplied to the primary winding of the transformer via the intermittent switching of the switching element. The power converter rectifies and smooths the power output from the secondary winding and supplies the resulting power to a load circuit at the secondary side. The detector is driven by power obtained by rectifying and Smoothing the power obtained from the tertiary winding, to detect the power supplied from the secondary winding to the load circuit, in order to control the power so as to obtain a predetermined voltage and a predetermined current. The control circuit controls the on period of the switching element so that the power supplied to the secondary side reaches a predetermined value, based on a signal detected by the detector. In the above described switching power-supply device, in a mode in which equipment serving as the load circuit coupled to an output of the secondary side operates, the switching element is subjected to pulse width modulation (PWM) control with a cer tain fundamental frequency, and in a mode in which the operation of the equipment stops, the fundamental frequency is controlled so as to shift to a lower frequency. The control circuit performs control so that, during the PWM control with the fundamental frequency in the equipment operation mode, the on time of the Switching element reaches a minimum pulse duration when the output power decreases. Also, when the fundamental frequency shifts to the lower frequency in the equipment stop mode and the frequency decreases, the control circuit performs control so that the minimum on-pulse duration increases gradually in conjunction with the reduction in the frequency. The minimum on-pulse duration of the switching element is controlled so as to increase when a voltage of the alternating-current power is low, and the onpulse duration of the Switching element is controlled so as to decrease when the Voltage of the alternating-current power is high.

[0005] There is also a known switching power supply that includes a transformer, a secondary direct-current power Sup ply, a constant-voltage control circuit, a switching-powersupply-control integrated circuit, startup resistors, a feedback direct-current power Supply, a Switching element, and a switching-frequency switching circuit. The transformer has a primary winding, a secondary winding, and a feedback wind ing. The secondary direct-current power supply rectifies and smooths an output of the secondary winding, the constantvoltage control circuit is coupled to the secondary directcurrent power supply, and a feedback control circuit maintains an output Voltage. The feedback direct-current power supply rectifies and smooths the output of the feedback wind ing. The Switching-power-supply-control integrated circuit has at least a power-supply Voltage terminal, a ground termi nal, an oscillation control terminal, a current limit terminal, a feedback terminal, and an oscillation-constant terminal. The terminal of the switching-power-supply-control integrated circuit and an input Voltage terminal, and the feedback direct current power supply is coupled to the power-supply voltage terminal of the Switching-power-supply-control integrated circuit. The Switching element is coupled to the input Voltage terminal via the primary winding and has an oscillation fre quency controlled in accordance with an oscillation-control terminal voltage of the integrated circuit. The switchingfrequency switching circuit is coupled to the oscillation-constant terminal to reduce the oscillation frequency of the switching element when the load power is reduced or when there is no load.

[0006] The followings are reference documents:

[0007] [Document 1] Japanese Laid-open Patent Publication No. 2004-304885 and

[0008] [Document 2] Japanese Laid-open Patent Publication No. 9-117134.

SUMMARY

[0009] According to an aspect of the invention, a direct current to direct current converter includes: a transformer configured to vary a direct-current Voltage applied to a first side and output the varied direct-current Voltage to a second side; a switch configured to periodically switch the voltage applied to the first side of the transformer; a load-current detecting circuit configured to detect load current flowing in
the second side of the transformer; and a switching-frequency switching circuit configured to switch, when a magnitude of the load current detected by the load-current detecting circuit is smaller than a predetermined threshold, a frequency for switching the switch from a first frequency to a second frequency lower than the first frequency, and to Switch, when the magnitude of the load current detected by the load-current detecting circuit is larger than the predetermined threshold, the frequency for switching the switch from the second fre quency to the first frequency.

[0010] The object and advantages of the invention will be realized and attained by means of the elements and combina tions particularly pointed out in the claims.
[0011] It is to be understood that both the foregoing general

description and the following detailed description are exemplary and explanatory and are not restrictive of the invention, as claimed.

BRIEF DESCRIPTION OF DRAWINGS

[0012] FIG. 1 is a circuit block diagram of a DC-to-DC converter in related art;

[0013] FIG. 2A is an internal-circuit block diagram of a PWM-control drive circuit;

[0014] FIG. 2B is a timing chart of the PWM-control drive circuit;

[0015] FIG. 3 is a circuit block diagram of a DC-to-DC converter according to a first embodiment;

[0016] FIG. 4A is an internal-circuit block diagram of a PWM-control drive circuit;

0017 FIG. 4B is a circuit block diagram depicting a cou pling relationship between the PWM-control drive circuit and a Switching-frequency switching circuit;

[0018] FIG. 5 is a timing chart of the DC-to-DC converter illustrated in FIG. 3;

[0019] FIG. 6A is a timing chart illustrating switching of the oscillation frequency of an oscillator,

[0020] FIG. 6B illustrates a B-H curve of a transformer which corresponds to FIG. 6A:

[0021] FIG. 7 is a circuit block diagram illustrating a coupling relationship between a PWM-control drive circuit and a switching-frequency switching circuit in a DC-to-DC con-Verter according to a second embodiment;

[0022] FIG. 8A is a timing chart of the DC-to-DC converter illustrated in FIG. 7:

[0023] FIG. 8B is a partially enlarged chart of a portion denoted by a dashed-line ellipse A in FIG. 8A:

[0024] FIG. 8C is a partially enlarged chart of a portion denoted by a dashed-line ellipse B in FIG. 8A:

[0025] FIG. 9A is a timing chart illustrating switching of the oscillation frequency of an oscillator in the DC-to-DC converter illustrated in FIG. 7:

[0026] FIG. 9B illustrates a B-H curve of the transformer which corresponds to FIG.9A;

0027 FIG. 10 is a circuit block diagram illustrating a coupling relationship between a PWM-control drive circuit and a Switching-frequency switching circuit in a DC-to-DC converter according to a third embodiment;

[0028] FIG. 11A is a timing chart of the DC-to-DC converter illustrated in FIG. 10;

[0029] FIG. 11B is a partially enlarged chart of a portion indicated by a dashed-line ellipse A in FIG. 11A:

[0030] FIG. 11C is a partially enlarged chart of a portion indicated by a dashed-line ellipse B in FIG. 11A:

[0031] FIG. 12A is a circuit block diagram illustrating a coupling relationship between a PWM-control drive circuit and a switching-frequency switching circuit in a DC-to-DC converter according to a fourth embodiment;

[0032] FIG. 12B is an internal circuit block diagram of a variable resistor in FIG. 12A;

[0033] FIG. 13 is a flowchart illustrating an example of processing executed by the variable resistor driver in the DC-to-DC converter;

[0034] FIG. 14 is a flowchart illustrating another example of processing executed by the variable resistor driver in the DC-to-DC converter; and

[0035] FIG. 15 is a flowchart illustrating yet another example of the processing executed by the variable resistor driver in the DC-to-DC converter.

DESCRIPTION OF EMBODIMENTS

[0036] ADC-to-DC converter according to the present disclosure will be described below with reference to the accom panying drawings. However, the technical scope of the present disclosure is not limited to embodiments thereof.

[0037] Before a description is given of the DC-to-DC converter according to the embodiments, the DC-to-DC con verter in related art will be described in more detail.

[0038] FIG. 1 is a circuit block diagram of the DC-to-DC converter in the related art.

[0039] A DC-to-DC converter 100 includes a transformer 10, a first Switch 11, a second switch 12, a third switch 13, a fourth switch 14, a first diode 21, a second diode 22, a first reactance element 23, and a second reactance element 24. The DC-to-DC converter 100 further includes a PWM-control drive circuit 25, a first capacitor 26, and a second capacitor 27.

 $[0040]$ The transformer 10 has a primary winding to which a rectangular wave is applied and a secondary winding that outputs a Voltage resulting from reduction of a Voltage applied to the primary winding. The first switch 11, the sec ond switch 12, the third switch 13, and the fourth switch 14 are n-type metal oxide semiconductor (nMOS) transistors and switch the voltage applied to the primary winding of the transformer 10.

[0041] A first output terminal OUTPUT1 of the PWMcontrol drive circuit 25 is coupled to gates of the first switch 11 and the fourth switch 14, and a second output terminal OUTPUT2 of the PWM-control drive circuit 25 is coupled to gates of the second switch 12 and the third switch 13. Drains of the first switch 11 and the second switch 12 are coupled to a positive terminal of a direct-current power supply, and sources of the third switch 13 and the fourth switch 14 are coupled to a negative terminal of the direct-current power supply. A source of the first switch 11 and a drain of the third switch 13 are coupled to one terminal of the primary winding of the transformer 10, and a source of the second switch 12 and a drain of the fourth switch 14 are coupled to another terminal of the primary winding of the transformer 10.

 $[0042]$ The first switch 11, the second switch 12, the third switch 13, and the fourth switch 14 are put into three switching states, namely, first to third switching states, based on signals output from the first output terminal OUTPUT1 and the second output terminal OUTPUT2 of the PWM-control drive circuit 25. The first switch state is a state in which the first switch 11 and the fourth switch 14 are turned on, the second switch 12 and the third switch 13 are turned off, and a positive Voltage is applied to the primary winding of the transformer 10. The second switch state is a state in which the first Switch 11 and the fourth switch 14 are turned off, the second switch 12 and the third switch 13 are turned on, and a negative Voltage is applied to the primary winding of the transformer 10. The third switch state is a state in which the first switch 11, the second switch 12, the third switch 13, and the fourth switch 14 are all turned off. In the third switch state, current flows via the first diode 21 or the second diode 22, and voltages in the primary winding and the secondary winding of the transformer 10 become Zero, so that a magnetic flux density in the transformer 10 is maintained. For example, when the first switch 11, the second switch 12, the third switch 13, and the fourth switch 14 change from the first switch state to the third switch state, the magnetic flux density in the transformer 10 is maintained at the last magnetic flux density in the first switch state. When the first switch 11, the second switch 12, the third switch 13, and the fourth switch 14 change from the second switch state to the third switch state, the magnetic flux density in the transformer 10 is maintained at the last magnetic flux density in the second switch state.

[0043] FIG. 2A is an internal-circuit block diagram of the PWM-control drive circuit 25, and FIG. 2B is a timing chart of the PWM-control drive circuit 25.

[0044] The PWM-control drive circuit 25 includes an oscillator 250, an oscillation resistor 251, an oscillation capacitor 252, a comparator 253, an inversion element 254, and a T flip-flop 255. The PWM-control drive circuit 25 further includes a first AND element 256a, a second AND element 256b, a first NOR element 257a, and a second NOR element 257b. The PWM-control drive circuit 25 further includes a first transistor 258a, a second transistor 258b, a first output resistor $259a$, and a second output resistor $259b$.

[0045] The oscillator 250 outputs an oscillation signal having a frequency corresponding to the resistance value of the oscillation resistor 251 and the capacitance value of the oscil lation capacitor 252. When the resistance value of the oscil lation resistor 251 is indicated by $R_T[k\Omega]$ and the capacitance value of the oscillation capacitor 252 is indicated by $C_T[\mu F]$, the oscillation frequency f_{osc} [kHz] of the oscillator 250 is given by:

$$
f_{OSC} \approx \frac{1.2}{R_T \times C_T} \tag{1}
$$

[0046] In FIG. 2B, the oscillation signal of the oscillator 250 is denoted by an arrow A, and the oscillation period of the oscillation signal of the oscillator 250 is denoted by a bi directional arrow B.

[0047] The comparator 253 compares an inverted voltage of the oscillation signal of the oscillator 250 with a reference voltage V_c denoted by an arrow C in FIG. 2B. The T flip-flop 255 outputs a toggle signal in accordance with a signal output from the comparator 253. The first transistor $258a$ and the second transistor 258b output signals via the first output terminal OUTPUT1 and the second output terminal OUTPUT2, respectively, in accordance with signals output from the comparator 253 and the T flip-flop 255 and an output control signal. In FIG. 2B, an arrow D and an arrow E denote the signals output via the first output terminal OUTPUT1 and the second output terminal OUTPUT2, respectively. In the PWM-control drive circuit 25, the periods in which the first switch 11, the second switch 12, the third switch 13, and the fourth switch 14 are turned on are set equal to each other.

[0048] The ratio of the magnitude of a voltage V_{in} input to the DC-to-DC converter 100 versus the magnitude of a volt age V_{out} output therefrom is determined by the turns ratio of the transformer 10 and the duty ratio of the signals output from the first output terminal OUTPUT1 and the second output terminal OUTPUT2. The larger the turns ratio of the primary winding versus the secondary winding of the trans former 10 becomes, and the lower the voltage output from the transformer 10 becomes compared with the voltage input thereto, the lower the output voltage V_{out} becomes. Also, the smaller the duty ratio of the signal output from the first output terminal OUTPUT1 versus the signal output from the second output terminal OUTPUT2 becomes, and the smaller the periods in which the first switch 11, the second switch 12, the third switch 13, and the fourth switch 14 are turned on become, the lower the output voltage V_{out} becomes.
[0049] In the DC-to-DC converter 100, since the primary

winding and the secondary winding of the transformer 10 are isolated from each other, it is possible to isolate the inputside and the output side. Also, in the DC-to-DC converter 100, by changing the duty ratio of the signal output from the first output terminal OUTPUT1 and the signal output from the second output terminal OUTPUT2, it is possible to easily change the magnitude of the output voltage V_{out} .

[0050] The DC-to-DC converter 100, however, suffers from a problem in that it is not easy to reduce the power consumption at light load, since the oscillation frequency of the oscillator 250 does not vary regardless of the magnitude of current flowing in a load coupled to an output end. Power semiconductor devices, such as the first switch 11, the second switch 12, the third switch 13, the fourth switch 14, the first diode 21, and the second diode 22, in the DC-to-DC converter 100 are designed so as to suppress the power consumption at heavy load. That is, those power semiconductor devices are configured with large-size transistors so that the resistance loss, commonly represented by I^2R , decreases. However, when the power semiconductor devices are configured with large-size transistors, the parasitic capacitances of the tran sistors increase and the capacitance loss, commonly repre sented by CV^2f , increases.

[0051] In the DC-to-DC converter 100, when the load current is relatively large, for example, larger than or equal to 50% of a rated load current, and resistance loss among mul tiple types of loss in the power semiconductor devices is dominant, it is possible to reduce the power consumption. The DC-to-DC converter 100, however, has a problem in that it is not easy to reduce the power consumption when the load current is relatively small, for example, smaller than 50% of the rated load current, and the capacitance loss among losses of the power semiconductor devices is dominant.

[0052] FIG. 3 is a circuit block diagram of a DC-to-DC converter according to a first embodiment.

[0053] A DC-to-DC converter 1 according to the first embodiment is different from the above-described DC-to-DC converter 100 in that the DC-to-DC converter 1 includes a PWM-control drive circuit 30 instead of the PWM-control drive circuit 25. The DC-to-DC converter 1 is also different from the DC-to-DC converter 100 in that the DC-to-DC con verter 1 includes a load-current detecting circuit 31 and a switching-frequency switching circuit 32.

[0054] FIG. 4A is an internal-circuit block diagram of the PWM-control drive circuit 30, and FIG. 4B is a circuit block diagram depicting a coupling relationship between the PWM control drive circuit 30 and the switching-frequency switch ing circuit 32. FIG. 5 is a timing chart of the DC-to-DC converter 1.

[0055] The PWM-control drive circuit 30 is different from the PWM-control drive circuit 25 in that connection terminals 301 and 302 that may be coupled to connection terminals of the Switching-frequency Switching circuit 32 are arranged between terminals of the oscillation resistor 251.

[0056] The load-current detecting circuit 31 has a loadcurrent detecting resistor 311 and a load-current converter 312. One end of the load-current detecting resistor 311 is coupled to inductors 23 and 24, and another end of the load current detecting resistor 311 is coupled to an output terminal. The load-current converter 312 detects the magnitude of a voltage drop V_{load} due to load current flowing in the loadcurrent detecting resistor 311, and outputs a load-current signal corresponding to the voltage drop V_{load} due to the load Current.

[0057] The switching-frequency switching circuit 32 has a load-current detector 320, a switch driver 321, a switch 322, and a second oscillation resistor 323. The load-current detec tor 320 includes a comparator 324 that compares the magni tude of the voltage drop V_{load} due to the load current with a reference voltage V_{ref} . When the voltage drop V_{load} due to the load current is larger than the reference voltage V_{ref} , the comparator 324 outputs "1". Also, when the magnitude of the voltage drop V_{load} due to the load current is smaller than the reference voltage V_{ref} the comparator 324 outputs "0". In one example, the reference voltage V_{ref} may be set to have a magnitude corresponding to the voltage drop V_{load} when 50% of a rated current flows in the load-current detecting resistor 311. The switch driver 321 turns on or off the switch 322 in accordance with the signal output from the comparator 324. The Switch driver 321 turns on the Switch 322 when "1" is output from the comparator 324, and turns off the switch 322 when "0" is output from the comparator 324. The second oscillation resistor 323, together with the switch 322 coupled in series therewith, is coupled in parallel with the oscillation resistor 251 in the PWM-control drive circuit 25 via the connection terminals 301 and 302. The resistance value of the second oscillation resistor 323 is indicated by R_{T2} .

[0058] When the magnitude of the voltage drop V_{load} due to the load current is smaller than the reference voltage V_{ref} , the switch 322 is turned off, and thus the second oscillation resistor 323 is not coupled to the oscillator 250. In this case, the oscillation frequency f_{osc} [kHz] of the oscillator 250 is given by:

$$
f_{OSC} \approx \frac{1.2}{R_T \times C_T} \tag{2}
$$

[0059] On the other hand, when the magnitude of the voltage drop V_{load} due to the load current is larger than the reference voltage V_{ref} the switch 322 is turned on. When the switch 322 is turned on, the second oscillation resistor 323, together with the oscillation resistor 251, is coupled to the oscillator 250. In this case, the oscillation frequency f_{OSC} [kHz] of the oscillator 250 is given by:

$$
f_{OSC} \approx \frac{1.2}{R'_T \times C_T} \tag{3}
$$

[0060] where R_T indicates a resistance value given by:

$$
R'_T = \frac{R_T \times R_{T2}}{(R_T + R_{T2})} \tag{4}
$$

[0061] In the DC-to-DC converter 1, the resistance value R_T of the oscillation resistor 251 and the resistance value R_{T2} of the second oscillation resistor 323 are defined to thereby define the ratio of the oscillation frequency $f_{\alpha SC}$ of the oscillator 250 when the load current is small versus the oscillation frequency $f_{\rm osc}$ when the load current is large. For example, if the oscillation frequency f_{osc} given by equation (3) is 100 [kHz], and the resistance value R_{T2} of the second oscillation resistor 323 is $4R_T$, that is, four times the resistance value R_T of the oscillation resistor 251, then the oscillation frequency f_{osc} given by equation (2) is 80 [kHz].

[0062] In the DC-to-DC converter 1, when the load current is small, the oscillation frequency f_{OSC} of the oscillator 250 is made to be smaller than that when the load current is large, to

reduce the capacitance loss at low load. This makes it possible to reduce the power consumption. In the DC-to-DC converter 1, however, in order to cause the oscillator 250 to operate at two oscillation frequencies f_{osc} , a relatively large transformer is used as the transformer 10.

[0063] FIG. 6A is a timing chart illustrating switching of the oscillation frequency f_{OSC} of the oscillator 250, and FIG. 6B illustrates a B-H curve of the transformer 10 which cor responds to FIG. 6A. In FIG. 6A, the oscillation frequency f_{OSC} of the oscillator 250, which has been 100 [kHz], is switched to 80 [kHz], upon a decrease in the magnitude of the load current.

[0064] When the oscillation frequency f_{OSC} of the oscillator 250 is 100 [kHz], the transformer 10 transitions within a region denoted by arrows A and B in FIG. 6B, and thus there is no possibility of magnetic saturation. However, when the load current decreases, and the oscillation frequency $f_{\rm osc}$ of the oscillator 250 is switched from 100 [kHz] to 80 [kHz], the wavelength increases as the frequency decreases. The length of an on period T_{on} in which the first switch 11 and the fourth switch 14 are turned on and the length of an on period T_{on} in which the second switch 12 and the third switch 13 are turned on increase in proportion to an increase in the wavelength. For example, when the oscillation frequency $f_{\rm osc}$ of the oscillator 250 is switched from 100 [kHz] to 80 [kHz], and a wavelength T_S becomes 1.2 times longer, the on period T_{on} also becomes 1.2 times longer.

[0065] In the DC-to-DC converter 1, when the oscillation frequency $f_{\alpha SC}$ of the oscillator 250 is switched so as to decrease, and the on period T_{on} increases, the magnetic flux becomes unbalanced. Consequently, there is a possibility that magnetic Saturation occurs in the first quadrant, as illustrated in FIG. 6B. When magnetic saturation occurs, excessive cur rent flows to the first to fourth switches 11 to 14, causing a deterioration of the performance of the first to fourth switches 11 to 14, which may result in breakage of the first to fourth switches 11 to 14. A large-size transformer is used as the transformer 10 in the DC-to-DC converter 1 so as to ensure that the transformer 10 is not magnetically saturated even when the oscillation frequency f_{osc} of the oscillator 250 is switched to reduce the period in which the first to fourth switches 11 to 14 are switched.

[0066] FIG. 7 is a circuit block diagram illustrating a coupling relationship between a PWM-control drive circuit and a switching-frequency switching circuit in a DC-to-DC con-Verter according to a second embodiment.

 $[0067]$ A DC-to-DC converter 2 is different from the DCto-DC converter 1 in that a switching-frequency switching circuit 42 is provided instead of the Switching-frequency switching circuit 32.

[0068] The switching-frequency switching circuit 42 is different from the Switching-frequency switching circuit 32 in that a switch driver 421 is provided instead of the switch driver 321. The switching-frequency switching circuit 42 is also different from the Switching-frequency Switching circuit 32 in that a switch 422 is provided instead of the switch 322. The Switching-frequency Switching circuit 42 is also different from the Switching-frequency switching circuit 32 in that the switching-frequency switching circuit 42 has a first switch resistor 423, a second switch resistor 424, and a switch capacitor 425.

[0069] The switch driver 421 has a drive switch 426. The drive switch 426 is an nMOS transistor and is turned on or off in accordance with a signal output from the load-current detector 320. A gate of the drive switch 426 is coupled to an output terminal of the load-current detector 320, a source of the drive switch 426 is coupled to ground, and a drain of the drive switch 426 is coupled to one end of the first switch resistor 423 and the second switch resistor 424.

0070. The switch 422 is an nMOS transistor and is turned on or off in accordance with the on or off state of the drive switch 426. A gate of the switch 422 is coupled to a powersupply voltage VCC via the first switch resistor 423 and the second switch resistor 424 and is coupled to ground via the switch capacitor 425. When the drive switch 426 is turned on, a voltage at the gate of the switch 422 falls from the power supply voltage VCC to a ground level in a fall time T_f corresponding to a time constant τ_f determined by the magnitude of a resistance value R_{s1} of the first switch resistor 423 and the magnitude of a capacitance value C_{s1} of the switch capacitor 425. When the drive switch 426 is turned off, the voltage at the gate of the switch 422 rises from the ground level to the power-supply voltage VCC. A rise time T_r corresponds to a time constant τ_r , determined by the magnitudes of the resistance value R_{s1} of the first switch resistor 423, a resistance value R_{s2} of the second switch resistor 424, and the capacitance value C_{s1} of the switch capacitor 425.

[0071] FIG. 8A is a timing chart of the DC-to-DC converter 2, FIG.8B is a partially enlarged chart of a portion denoted by a dashed-line ellipse A in FIG. 8A, and FIG. 8C is a partially enlarged chart of a portion denoted by a dashed-line ellipse B in FIG. 8A.

[0072] In the DC-to-DC converter 2, the rise time T_{ν} of the voltage at the gate of the switch 422 increases according to the time constant τ_r . When the rise time T_r of the voltage at the gate of the switch 422 increases, the length of a region (indicated by an arrow C in FIG. 8B) in which the switch 422 performs an active operation increases, and the Switch 422 is turned on gradually. In the DC-to-DC converter 2, since the switch 422 is turned on gradually, the oscillation frequency f_{osc} changes gradually from 80 [kHz] to 100 [kHz].
[0073] In the DC-to-DC converter 2, the fall time T_f of the

voltage at the gate of the switch 422 increases according to the time constant τ_c . When the fall time T_c of the voltage at the gate of the switch 422 increases, the length of a region (indicated by an arrow D in FIG. 8B) in which the switch 422 performs an active operation increases, and the Switch 422 is turned off gradually. In the DC-to-DC converter 2, since the switch 422 is turned off gradually, the oscillation frequency $f_{\rm osc}$ changes gradually from 100 [kHz] to 80 [kHz].

[0074] FIG. 9A is a timing chart illustrating switching of the oscillation frequency t_{OSC} of the oscillator 250 in the DC-to-DC converter 2, and FIG.9B illustrates a B-H curve of the transformer 10 which corresponds to FIG.9A.

[0075] Solid-line arrows in FIG. 9B indicate characteristics when the oscillation frequency f_{OSC} of the oscillator 250 is 100 kHz, and a dashed-line arrow indicates a characteristic when the oscillation frequency $f_{\rm osc}$ of the oscillator 250 is 80 [kHz]. Dashed-dotted line arrows indicate characteristics when the oscillation frequency f_{OSC} of the oscillator 250 transiently reaches 90 [kHz] while it decreases from 100 [kHz] to 80 [kHz].

 $[0076]$ In the DC-to-DC converter 2, when the oscillation frequency $f_{\rm osc}$ is switched from 100 [kHz] to 80 [kHz], the oscillation frequency f_{OSC} changes gradually, and thus it is possible to switch an operation on the B-H curve while main taining a symmetry operation at the center point without occurrence of a magnetic flux imbalance. In the DC-to-DC

converter 2, since it is possible to switch the operation on the B-H curve while maintaining the symmetry operation at the centerpoint without occurrence of a magnetic flux imbalance, the possibility that magnetic saturation like that described above with reference to FIG. 6B is low. In one example, the time constant τ_r may be set so that the fall time T_r of the voltage at the gate of the switch 422 during switching the oscillation frequency f_{OSC} from 100 [kHz] to 80 [kHz] is about 100 times the period of the oscillation frequency $f_{\rm osc}$. 0077 FIG. 10 is a circuit block diagram illustrating a coupling relationship between a PWM-control drive circuit and a Switching-frequency switching circuit in a DC-to-DC converter according to a third embodiment.

[0078] A DC-to-DC converter 3 is different from the DCto-DC converter 2 in that a switching-frequency switching circuit 52 is provided instead of the switching-frequency switching circuit 42.

[0079] The switching-frequency switching circuit 52 is different from the Switching-frequency switching circuit 42 in that a diode 520 is provided parallel to the first switch resistor 423. The diode 520 is provided so that a forward bias is applied when the Switch capacitor 425 is charged and a reverse bias is applied when electricity in the switch capacitor 425 is discharged.

[0080] In the switching-frequency switching circuit 52, when the drive switch 426 is turned off and the voltage at the gate of the switch 422 rises, the switch capacitor 425 is charged via the diode 520 , so that the rise time T_r becomes relatively short. On the other hand, when the drive switch 426 is turned on and the voltage at the gate of the switch 422 falls, the switch capacitor 425 is charged via the first switch resistor 423, so that the voltage at the gate of the switch 422 falls at the fall time T_f corresponding to the time constant τ_f

[0081] FIG. 11A is a timing chart of the DC-to-DC converter 3, FIG. 11B is a partially enlarged chart of a portion indicated by a dashed-line ellipse A in FIG. 11A, and FIG. 11C is a partially enlarged chart of a portion indicated by a dashed-line ellipse B in FIG. 11A.

[0082] In the DC-to-DC converter 3, when the voltage at the gate of the switch 422 rises, current flows via the diode 520, so that the rise time T_r decreases. On the other hand, the fall time T_f of the voltage at the gate of the switch 422 increases according to the time constant τ_{ρ}

[0083] When the voltage at the gate of the switch 422 rises, that is, when the oscillation frequency f_{OSC} of the oscillator 250 increases, the magnetic flux density in the transformer 10 decreases. Thus, there is no possibility of occurrence of the magnetic saturation phenomenon. In the DC-to-DC converter 3, setting the rise time to be relatively short when the voltage at the gate of the switch 422 rises allows the frequency to be changed from a low frequency to a high frequency. Thus, compared with the DC-to-DC converter 2, the power conver sion efficiency improves.

[0084] FIG. 12A is a circuit block diagram illustrating a coupling relationship between a PWM-control drive circuit and a Switching-frequency switching circuit in a DC-to-DC converter according to a fourth embodiment, and FIG.12B is an internal circuit block diagram of a variable resistor in FIG. 12A.

[0085] A DC-to-DC converter 4 is different from the DC-to-DC converter 1 in that a switching-frequency switching circuit 62 is provided instead of the switching-frequency switching circuit 32.

[0086] The switching-frequency switching circuit 62 is different from the Switching-frequency switching circuit 32 in that a variable resistor driver 621 is provided instead of the switch driver 321. The switching-frequency switching circuit 62 is also different from the Switching-frequency Switching circuit 32 in that a variable resistor 622 is provided instead of the switch 322. As illustrated in FIG. 12B, the variable resis tor 622 has nMOS transistors 623 and resistors 624 coupled in parallel.

[0087] When a signal input from the load-current detector 320 changes from "0" to "1", the variable resistor driver 621 decides that the load current is larger than a predetermined threshold, and simultaneously turns on some of the nMOS transistors 623. When the variable resistor driver 621 turns on some of the nMOS transistors 623, the resistance value of the variable resistor 622 decreases, and the oscillation frequency f_{OSC} of the oscillator 250 increases. Also, when a signal input from the load-current detector 320 changes from "1" to "0". the variable resistor driver 621 decides that the load current becomes smaller than the predetermined threshold and turns off some of the nMOS transistors 623. When the variable resistor driver 621 turns off some of the nMOS transistors 623, the resistance value of the variable resistor 622 increases, and the oscillation frequency f_{OSC} of the oscillator 250 decreases.

[0088] In the DC-to-DC converters 1 to 4, when the magnitude of the load current detected by the load-current detect ing circuit 31 becomes smaller than the predetermined thresh old, the oscillation frequency $f_{\rm osc}$ of the oscillator 250 is switched from a first frequency to a second frequency lower than the first frequency. Also, in the DC-to-DC converters 1 to 4, when the magnitude of the load current detected by the load-current detecting circuit 31 becomes larger than the predetermined threshold, the oscillation frequency $f_{\rm osc}$ of the oscillator 250 is switched from the second frequency to the first frequency. In the DC-to-DC converters 1 to 4, since the oscillation frequency f_{OSC} of the oscillator 250 at light load decreases, it is possible to reduce capacitance loss that occurs in the first switch 11, the second switch 12, the third switch 13, the fourth switch 14, and so on at light load.

[0089] Also, in the DC-to-DC converters 2 to 4, the oscillation frequency f_{osc} of the oscillator 250 is gradually changed when the oscillation frequency f_{OSC} of the oscillator 250 is switched from the first frequency to the second fre quency lower than the first frequency. In the DC-to-DC con verters 2 to 4, when the oscillation frequency $f_{\rm osc}$ of the oscillator 250 is reduced, it is possible to inhibit occurrence of the magnetic saturation phenomenon due to the magnetic flux imbalance in the transformer 10, by gradually changing the oscillation frequency $f_{\alpha\alpha}$ of the oscillator 250.

[0090] Also, in the DC-to-DC converters 3 and 4, when the oscillation frequency f_{OSC} of the oscillator 250 is returned from the second frequency lower than the first frequency to the first frequency, the oscillation frequency $f_{\rm osc}$ of the oscillator 250 is quickly changed. In the DC-to-DC converters 3 and 4, quickly changing the oscillation frequency f_{OSC} of the oscillator 250 when the oscillation frequency f_{osc} of the oscillator 250 is increased makes it possible to improve the power conversion efficiency, compared with the DC-to-DC converter 2.

[0091] Although the DC-to-DC converters 1 to 4 are configured with hardware, such as transistors, the switchingfrequency switching circuits in the DC-to-DC converters 1 to 4 may be partly or entirely realized with software. In one example, the variable resistor driver 621 in the DC-to-DC converter 4 may have an arithmetic unit that executes various types of processing and a storage unit that stores therein a program for the arithmetic unit to execute the processing and data that the arithmetic unit uses to execute the program.

[0092] FIG. 13 is a flowchart illustrating an example of processing executed by the variable resistor driver 621 in the DC-to-DC converter 4, and FIG. 14 is a flowchart illustrating another example of the processing executed by the variable resistor driver 621 in the DC-to-DC converter 4. FIG. 15 is a flowchart illustrating yet another example of the processing executed by the variable resistor driver 621 in the DC-to-DC converter 4.

[0093] In the example processing illustrated in FIG. 13, first, in step S101, the variable resistor driver 621 obtains, from the load-current detector 320, the current value of load current. Next, in step S102, the variable resistor driver 621 compares the magnitude of the obtained load current with a threshold. If the variable resistor driver 621 determines that the magnitude of the obtained load current is larger than the threshold, the process proceeds to step S103. If the variable resistor driver 621 determines that the magnitude of the obtained load current is not larger than the threshold, the process proceeds to step S105.

[0094] If the process proceeds to step S103, the variable resistor driver 621 determines whether or not the present frequency is the first frequency. In one example, the first frequency is 100 [kHz]. If the variable resistor driver 621 determines in step S103 that the present frequency is the first frequency, the processing ends. If the variable resistor driver 621 determines in step S103 that the present frequency is not the first frequency and is the second frequency lower than the first frequency, the process proceeds to step S104. In one example, the second frequency is 80 [kHz]. Next, in step S104, the variable resistor driver 621 reduces the resistance value of the variable resistor 622 to change the frequency from the second frequency to the first frequency.

[0095] If the process proceeds to step S105, the variable resistor driver 621 determines whether or not the present frequency is the first frequency. If the variable resistor driver 621 determines in step S105 that the present frequency is the first frequency, the process proceeds to step S106. Next, in step S106, the variable resistor driver 621 increases the resis tance value of the variable resistor 622 to change the fre quency from the first frequency to the second frequency. If the variable resistor driver 621 determines in step S105 that the present frequency is not the first frequency and is the second frequency lower than the first frequency, the processing ends. [0096] In the example processing illustrated in FIG. 14, first, in step S201, the variable resistor driver 621 obtains, from the load-current detector 320, the current value of load current. Next, in step S202, the variable resistor driver 621 compares the magnitude of the obtained load current with a threshold. If the variable resistor driver 621 determines that the magnitude of the obtained load current is larger than the threshold, the process proceeds to step S203. If the variable resistor driver 621 determines that the magnitude of the obtained load current is not larger than the threshold, the process proceeds to step S207.

[0097] If the process proceeds to step S203, the variable resistor driver 621 determines whether or not the present frequency is the first frequency. If the variable resistor driver 621 determines in step S203 that the present frequency is the first frequency, the processing ends. If the variable resistor driver 621 determines in step S203 that the present frequency is not the first frequency and is the second frequency lower than the first frequency, the process proceeds to step S204. In step S204, the variable resistor driver 621 waits for a prede termined time. Next, in step S205, the variable resistor driver 621 reduces the resistance value of the variable resistor 622 by a predetermined amount. Next, in step S206, the variable resistor driver 621 determines whether or not the resistance value of the variable resistor 622 is a resistance value for the first frequency. If the variable resistor driver 621 determines in step S206 that the resistance value of the variable resistor 622 is a resistance value for the first frequency, the processing ends. If the variable resistor driver 621 determines in step S206 that the resistance value of the variable resistor 622 is not a resistance value for the first frequency, the process returns to step S204.

[0098] If the process proceeds to step S207, the variable resistor driver 621 determines whether or not the present frequency is the first frequency. If the variable resistor driver 621 determines in step S207 that the present frequency is not the first frequency and is the second frequency lower than the first frequency, the processing ends. If the variable resistor driver 621 determines in step $S207$ that the present frequency is the first frequency, the process proceeds to step S208. In step S208, the variable resistor driver 621 waits for a prede termined time. Next, in step S209, the variable resistor driver 621 increases the resistance value of the variable resistor 622 by a predetermined amount. Next, in step S210, the variable resistor driver 621 determines whether or not the resistance value of the variable resistor 622 is a resistance value for the second frequency. If the variable resistor driver 621 determines in step S210 that resistance value of the variable resis tor 622 is a resistance value for the second frequency, the processing ends. If the variable resistor driver 621 determines in step S210 that the resistance value of the variable resistor 622 is not a resistance value for the second frequency, the process returns to step S208.

[0099] In the example processing illustrated in FIG. 15, first, in step S301, the variable resistor driver 621 obtains, from the load-current detector 320, the current value of load current. Next, in step S302, the variable resistor driver 621 compares the magnitude of the obtained load current with a threshold. If the variable resistor driver 621 determines that the magnitude of the obtained load current is larger than the threshold, the process proceeds to step S303. If the variable resistor driver 621 determines that the magnitude of the obtained load current is not larger than the threshold, the process proceeds to step S305.

[0100] If the process proceeds to step S303, the variable resistor driver 621 determines whether or not the present frequency is the first frequency. If the variable resistor driver 621 determines in step S303 that the present frequency is the first frequency, the processing ends. If the variable resistor driver 621 determines in step S303 that the present frequency is not the first frequency and is the second frequency lower than the first frequency, the process proceeds to step S304. In step S304, the variable resistor driver 621 reduces the resis tance value of the variable resistor 622 to change the fre quency from the second frequency to the first frequency.

[0101] If the process proceeds to step S305, the variable resistor driver 621 determines whether or not the present frequency is the first frequency. If the variable resistor driver 621 determines in step S305 that the present frequency is not the first frequency and is the second frequency lower than the first frequency, the processing ends. If the variable resistor driver 621 determines in step S305 that the present frequency is the first frequency, the process proceeds to step S306. In step S306, the variable resistor driver 621 waits for a prede termined time. Next, in step S307, the variable resistor driver 621 increases the resistance value of the variable resistor 622 by a predetermined amount. Next, in step S308, the variable resistor driver 621 determines whether or not the resistance value of the variable resistor 622 is a resistance value for the second frequency. If the variable resistor driver 621 determines in step S308 that the resistance value of the variable resistor 622 is a resistance value for the second frequency, the processing ends. If the variable resistor driver 621 determines in step S308 that the resistance value of the variable resistor 622 is not a resistance value for the second frequency, the process returns to step S306.

[0102] All examples and conditional language recited herein are intended for pedagogical purposes to aid the reader in understanding the invention and the concepts contributed by the inventor to furthering the art, and are to be construed as being without limitation to Such specifically recited examples and conditions, nor does the organization of such examples in the specification relate to a showing of the superiority and inferiority of the invention. Although the embodiments of the present invention have been described in detail, it should be understood that the various changes, substitutions, and alterations could be made hereto without departing from the spirit and scope of the invention.

What is claimed is:

- 1. A direct current to direct current converter comprising:
- a transformer configured to vary a direct-current Voltage applied to a first side and output the varied direct-current Voltage to a second side;
- a Switch configured to periodically Switch the Voltage applied to the first side of the transformer;
- a load-current detecting circuit configured to detect load current flowing in the second side of the transformer; and
- a Switching-frequency Switching circuit configured to Switch,
- when a magnitude of the load current detected by the load-current detecting circuit is smaller than a predetermined threshold, a frequency for switching the switch from a first frequency to a second frequency lower than the first frequency, and to Switch,
- when the magnitude of the load current detected by the load-current detecting circuit is larger than the predetermined threshold, the frequency for switching the switch from the second frequency to the first frequency.

2. The direct current to direct current converter according to claim 1,

wherein, during the switching of the frequency for switching the Switch from the first frequency to the second frequency lower than the first frequency, the switchingfrequency switching circuit gradually reduces the frequency.

3. The direct current to direct current converter according to claim 2,

wherein a transition time in which the frequency for switching the switch from the first frequency to the second frequency is longer than a transition time in which the frequency for switching the switch is switched from the second frequency to the first frequency.

4. The direct current to direct current converter according to claim 1,

wherein the switch comprises a plurality of metal oxide semiconductor transistors.

k k k k k